RISC-V Summit

EPI partner SemiDynamics attended the RISC-V Summit, with a presentation on the new family of High Bandwidth Vector-capable Cores.
In this session, SemiDynamics disclosed its new RISC-V application cores, targeted at bandwidth-hungry application domains such as Machine Learning, Recommendation Systems, Sparse Computation, HPC and Key-Value Stores. SemiDynamics will also open source its "Open Vector Interface (OVI)", a public spec that allows third-parties to design their own vector unit and connect it to SemiDynamics cores. The session covered the entry-level in-order Avispado family and the mid-range Venooom out-of-order family of cores. Both families support the OVI and are available for licensing. Materials are here: https://www.european-processor-initiative.eu/dissemination-material/epi-risc-v-summit/
« Back to the events
08 12
@ 12:00
10 12
@ 12:00
Place: online
Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy