Automotive Stream

One of EPI’s core activities will focus on the automotive sector. The stream activities are targeting main trends driving innovation in the automotive industry including the introduction of autonomous driving (levels 4/5) and the Connected Car infrastructure – because without innovative solutions, the digital progress in the automotive sector would end in a deadlock due to insufficient computing power for new and increasing fields of application like 360-degree environment recognition and other real-time systems.

In order to continue on the road of success, the initiative aims at implementing suitable high-performance processors for the HPC sector. The specific challenge in the automotive sector is the integration of those high-performance processors that have to be compliant with the relevant application and environmental requirements in that real-time domain.

Most importantly, adapting and using HPC processors must not have a negative impact under any circumstances on the function, the real-time behavior, the availability and reliability of the automotive compute platform. Furthermore, in the extremely cost-driven automotive sector, a number of relevant standards must be observed. Obviously, the use of complex and costly solutions like active cooling should be avoided.

The fundamental approach in favour is a master-slave constellation with automotive-qualified processors operating as masters and high-performance computing general-purpose processors (HPC-GPP) and accelerators operating as slaves.

With respect to the HPC domain, one of the incentive reasons to adapt the HPC general-purpose processor is expected better exploitation of the highly expensive development of such a complex general-purpose processor. From the automotive viewpoint, in turn, the expected additional computing power should not exceed given cost and energy budgets.

This is where EPI comes into play, providing architectural solutions for a novel embedded high-performance computing (eHPC) platform. A proposed subsequent integration of the HPC general-purpose processors and HPC accelerators into the automotive eHPC is supposed to be technologically, functionally and economically successful.

In any case, it will be crucial because new autonomous vehicle network architectures require computing platforms enabling the execution of extremely complex vehicle perception algorithms. The latter include sensor/imaging processing, data fusion, environment sensing and modeling, low-latency deep machine learning for object classification and behavior prediction with seamless, dependable and secure interaction between mobile high-performance embedded computing, and stationary server-based high-performance computing.

Accelerator for the Automotive Stream MPPA

The objective of the EPI automotive stream is to support Autonomous Driving Systems (ADS) based on a mainstream automotive safety/security MCU and two or more ‘number crunchers’ derived from the General Purpose Processor (GPP). Each ‘number cruncher’ will implement the perception and path planning functions. As the GPP is based on Arm cores, it provides high performances for 64-bit and 32-bit floating-point computations. These are applicable to the path planning functions of ADS. The GPP also embeds compuzte units dedicated to acceleration, in particular the MPPA tiles for vechile perception. Key vehicle perception functions include: sensor data segmentation and fusion; object detection and tracking; coupling with the localization functions. These functions require an integrated mix of CPU, GPU and NPU (neural procesing unit) capabilities, while meeting the soft real-time constraints of the AUTOSAR Adaptive standard.

The MPPA accelerator tile shown here is developed for vehicle perception in the EPI Automotive Stream. This tile is based on the compute unit (‘compute cluster’) of the Karlay MPPA3 processor. Indeed, the MPPA processors already excel at vehicle image processing, bit-level processing, and deep learning inference. They are fully programmable in C/C++/OpenMP under GCC or LLVM, and are able to host RTPS, SMP POSIX and Linux operating systems. Other tools include a deep learning compiler that produces highly optimized code from trained neural networks provided under the standard Caffe, TensorFlow and ONNX formats. In the EPI Automotive Stream, the MPPA3 processor will be used in the Intermediate Refernece Platform (IRP) to support sofware development and performance analysis of ADS functions until the first iteration of the GPP is available.

--content--
--date--

--title--

--excerpt--
--date--

Live News

There is still time to register for #HiPEAC22! 💪 More information about the conference here ⬇️ https://t.co/G5igGtGp8N
19/05/2022 11:03 am
RT @pulp_platform: The slides from Matheus's @suehtamacv talk "The RISC-V based Stencil Tensor Accelerator of EPI" given at #RISCV Spring W…
17/05/2022 11:17 am
RT @EUPEX_pilot: Ready for #ISC22 in Hamburg 29/05-02/06 ? We'll be on booth F603 with @EuProcessor and @pilot_euproject Plan to visit us t…
16/05/2022 10:47 am
EPI's General Manager Etienne Walter (@Atos) had an interesting interview in @scwmagazine about EPI's work and plans for Phase 2 of the project. You can read the interview here 👇 https://t.co/UiUisAxOP5
11/05/2022 1:08 pm
RT @CORDIS_EU: #DYK how supercomputers are changing our lives, for the better 💻? Our Projects Info Pack showcases 9⃣ #EUfunded projects pr…
11/05/2022 8:06 am
04/05/2022 1:34 pm
Several EPI partners are participating at the #Spring2022RISCVWeek in Paris! 🥳 Francesco Minervini from @BSC_CNS is presenting Vitruvius, the Vector Processing Unit powering the Vector EPI Accelerator. 💪 https://t.co/uBJlrTE2i2
04/05/2022 9:26 am
RT @Calista_Redmond: @risc_v Board member Jesus Labarta of @BSC_CNS on importance of co-design and #RISCV for @EuProcessor https://t.co/oDW…
04/05/2022 8:55 am
RT @BSC_CNS: BSC Computer Sciences Director, Jesús Labarta, presenting strategic view and technical details of the Accelerator Tile of Euro…
04/05/2022 8:55 am
RT @risc_v: The @EuProcessor project aims to develop European processor technology for emerging application areas. @BSC_CNS's Jesus Labarta…
03/05/2022 7:00 am

3 new R&I projects to boost the digital sovereignty of Europe

The European High Performance Computing Joint Undertaking (EuroHPC JU) has launched 3 new research and innovation projects. The projects aim to bring the EU and its partners in the EuroHPC JU closer to developing independent microprocessor and HPC technology and advance a sovereign European HPC ecosystem. The European Processor Initiative (EPI SGA2), The European PILOT […]
2022-02-04

Successful conclusion of European Processor Initiative Phase One

The European Processor Initiative (EPI) has successfully completed its first three-year phase, delivering cutting-edge technologies for European sovereignty on time and within a limited budget, despite the constraints of the COVID-19 pandemic Highlights include the Rhea general-purpose processor, EPI accelerator proof of concept and embedded high-performance microcontroller for automotive applications The successful completion of this […]
2021-12-22

EPI EPAC1.0 RISC-V Test Chip Samples Delivered

Another step closer to demonstrate the capabilities of a RISC-V based European microprocessor The European Processor Initiative (EPI) https://www.european-processor-initiative.eu/, a project with 28 partners from 10 European countries, with the goal of making EU achieve independence in HPC chip technologies and HPC infrastructure, is proud to announce that EPAC1.0 RISC-V Test Chip samples were delivered […]
2021-09-22

Eric Monchalin is the new Chairman of the EPI Board

General Assembly of European Processor Initiative has selected a new Chairman of the Board in July. Eric Monchalin from Atos, the company that coordinates the EPI project, is going to lead 28 partners from 10 countries in their efforts to design and implement a roadmap for a new family of low-power European processors. Eric is […]
2021-07-21

EuroHPC JU regulation published in the Official Journal of the European Union

Regulation on EuroHPC JU establishment adopted
2021-07-21

EPI to take centre stage at the ACM Europe Summer School on HPC Computer Architectures for AI and Dedicated Applications

Taking place on 30 August – 3 September 2021, the second ACM Europe Summer School on HPC Computer Architectures for AI and Dedicated Applications will be co-hosted by Barcelona Supercomputing Center (BSC), in conjunction with the Universitat Politècnica de Catalunya – Barcelona Tech (UPC). The programme of this year’s summer school, which will be fully […]
2021-07-06

EPI EPAC1.0 RISC-V Test Chip Taped-out

European Processor Initiative has successfully released EPAC1.0 Test Chip for fabrication
2021-06-01

Infineon’s Knut Hufeld Discusses Automotive Developments in EPI

Knut Hufeld, Senior Director R&D with Infineon and an Automotive Stream representative in EPI, talked about the developments in the stream with Ralf Hartmann. 
2021-03-12

EPI EPAC1.0 RISC-V core boots Linux on FPGA

EPI team successfully boots Linux on our EPAC 1.0 core subset implemented on FPGA.
2021-03-09

EPI team at HiPEAC 2021

EPI team participated in several activities at HIPEAC2021.
2021-02-17
Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy