Edge System and Use Cases

Emerging applications stream

EPI’s ambitious goal is to set an architecture suitable for different applications. In SGA2, new emerging applications will be studied. In SGA2, a new emerging applications will be studied: Autonomous HPC with use cases deployed on the edge. But this application is considered in continuum computing from Autonomous HPC on edge to performant HPC nodes in data center.

Autonomous HPC

The main objective is to demonstrate the capability of EPI architecture for Autonomous HPC use cases. This demonstration will be done first on one of the previously selected use case: the Video Surveillance for smart city and infrastructures.

The goal of these explorations is to find and optimize the HPC scaling path to fit with the compelling constraints of the (high volume) embedded market, by evaluating, analysing and profiling these use cases against the target HPC processors. This work will be done on the simulation tool chains of all the platforms developed in SGA2. The chip architecture’s requirements will be achieved through expertise for the extraction of the key algorithms from the target application, including security, energy efficiency and ease of deployment requirements. The architectural exploration, based on the kernel computation requirements and the configurable parameters provided by the simulation tools will push through the best “scale-to-fit” of the HPC processors and RISC-V accelerator down to the embedded solutions. The vector and ML accelerators developed in Stream 3 will also be evaluated on real time video surveillance application, to propose extensions to meet the real time constraints with increasing data size.

Moreover, software libraries will be developed to support federated/distributed training and inference of DNNs and feature extraction algorithms for video-based applications for massive surveillance. As such application requires a full scale HPC processor from edge up to the central HPC cloud, co-design with the other streams will define and properly tune all the parameters required.

EPI-Based HPC Blades

For continuum computing, the applications on Edge must be able to exchange with HPC servers. Then the EPI-based blade developed for HPC must provide the adequate network interface for connection to edge network.

HPC Vendors and HPC end-users will analyse how EPI technologies fit in the HPC market and propose valuable HPC products based on General Purpose processor CRONOS or accelerators developed in SGA2. The different proposals must meet standard HPC requirements, with a focus on security, but also new requirements such as training phase in machine learning for emerging application.

Several scenarios will be analysed for high-speed interconnect between HPC nodes, as interconnect is essential to meet expected performances of HPC Product. The best technology and topology will be selected from the needed bandwidth and latency. The connection of the HPC nodes to the rest of the datacentre and to the autonomous HPC servers will also be carefully analysed.

The next step is, for few nodes defined in the first step, to study the feasibility to implement them in a blade in one standard HPC form factor. This form factor is the OpenSequana one, that is compatible with the BullSequana XH3000 cabinet from Atos.

One type of node will be selected according to the interest of the SGA2 partners and to the feasibility study, and a pre-study of this blade will start using the CRONOS reference design developed in Stream 2, with a focus on a new water-cooled heatsink for CRONOS, compatible with the OpenSequana interface.

--content--
--date--

--title--

--excerpt--
--date--

Live News

Tim Hotfilter from @KITKarlsruhe had a presentation at the IEEE Computer Society Annual Symposium on VLSI in Cyprus titled "Data Movement Reduction for DNN Accelerators: Enabling Dynamic Quantization Through an eFPGA." Find more information here 👉 https://t.co/jnMyWVQ7Yb https://t.co/3934YtNPGr
06/07/2022 2:26 pm
📢 Check out The IoT Radar interview with our Chairman of the Board, Eric Monchalin from @Atos! 📢 Thank you, @WisseHettinga and the team, for giving us the opportunity to present our work! 🥳 https://t.co/GFETGult9X
23/06/2022 9:34 am
Lilia Zaourar from @CEA_Officiel had a keynote at the @hipeac Conference titled "European Processor Initiative: A full co-design approach based on multi-level simulation." Find more information information about the workshop here 👉 https://t.co/rIX1ucsps1 https://t.co/K1OvBLLYsP
21/06/2022 9:37 am
RT @ahcohen: @EuProcessor Lilia Zaourar kicked off the #RAPIDO workshop at #HiPEAC22 with a great overview of the codesign environment for…
21/06/2022 8:32 am
RT @hipeac: This afternoon we've also been learning about the @pulp_platform controller for #HPC processors - which is at the ❤️ of the @Eu…
20/06/2022 2:38 pm
The @hipeac 2022 Conference started today! 💪 EPI tutorial with presenters from @Unibo starts at 2pm: https://t.co/pUnjPTdoqa Tomorrow, Lilia Zaourar from @CEA_Officiel will have a keynote at the Rapido workshop: https://t.co/rIX1ucsps1 See you in Budapest! 🥳
20/06/2022 11:50 am
RT @Etp4HPC: Don't miss the Europa Village at #TeratecForum : 15 funded 🇪🇺 projects demonstrating the richness and diversity of the Europea…
15/06/2022 8:41 am
RT @OliviaDING17: #collaboration is key! @Atos is proud to be part of the #Europavillage, a project in reunioning the European forces to dr…
14/06/2022 12:49 pm
RT @EUPEX_pilot: The @EuProcessor and @EUPEX_pilot teams have joined forces again at #TeratecForum! Visit us to learn more about our plans…
14/06/2022 8:57 am
Forum @Teratec_EU started today! 🥳 Visit us at booth #16 in the Europa Village, near our neighbours @EUPEX_pilot! We are waiting for you. 💪 https://t.co/p0x25Lt68j
14/06/2022 6:51 am

3 new R&I projects to boost the digital sovereignty of Europe

The European High Performance Computing Joint Undertaking (EuroHPC JU) has launched 3 new research and innovation projects. The projects aim to bring the EU and its partners in the EuroHPC JU closer to developing independent microprocessor and HPC technology and advance a sovereign European HPC ecosystem. The European Processor Initiative (EPI SGA2), The European PILOT […]
2022-02-04

Successful conclusion of European Processor Initiative Phase One

The European Processor Initiative (EPI) has successfully completed its first three-year phase, delivering cutting-edge technologies for European sovereignty on time and within a limited budget, despite the constraints of the COVID-19 pandemic Highlights include the Rhea general-purpose processor, EPI accelerator proof of concept and embedded high-performance microcontroller for automotive applications The successful completion of this […]
2021-12-22

EPI EPAC1.0 RISC-V Test Chip Samples Delivered

Another step closer to demonstrate the capabilities of a RISC-V based European microprocessor The European Processor Initiative (EPI) https://www.european-processor-initiative.eu/, a project with 28 partners from 10 European countries, with the goal of making EU achieve independence in HPC chip technologies and HPC infrastructure, is proud to announce that EPAC1.0 RISC-V Test Chip samples were delivered […]
2021-09-22

Eric Monchalin is the new Chairman of the EPI Board

General Assembly of European Processor Initiative has selected a new Chairman of the Board in July. Eric Monchalin from Atos, the company that coordinates the EPI project, is going to lead 28 partners from 10 countries in their efforts to design and implement a roadmap for a new family of low-power European processors. Eric is […]
2021-07-21

EuroHPC JU regulation published in the Official Journal of the European Union

Regulation on EuroHPC JU establishment adopted
2021-07-21

EPI to take centre stage at the ACM Europe Summer School on HPC Computer Architectures for AI and Dedicated Applications

Taking place on 30 August – 3 September 2021, the second ACM Europe Summer School on HPC Computer Architectures for AI and Dedicated Applications will be co-hosted by Barcelona Supercomputing Center (BSC), in conjunction with the Universitat Politècnica de Catalunya – Barcelona Tech (UPC). The programme of this year’s summer school, which will be fully […]
2021-07-06

EPI EPAC1.0 RISC-V Test Chip Taped-out

European Processor Initiative has successfully released EPAC1.0 Test Chip for fabrication
2021-06-01

Infineon’s Knut Hufeld Discusses Automotive Developments in EPI

Knut Hufeld, Senior Director R&D with Infineon and an Automotive Stream representative in EPI, talked about the developments in the stream with Ralf Hartmann. 
2021-03-12

EPI EPAC1.0 RISC-V core boots Linux on FPGA

EPI team successfully boots Linux on our EPAC 1.0 core subset implemented on FPGA.
2021-03-09

EPI team at HiPEAC 2021

EPI team participated in several activities at HIPEAC2021.
2021-02-17
Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy