Innovative Technology
Programs
General Purpose processor development
read more

GPP Stream

Exascale computation systems will need to simultaneously meet challenges related to performance, system cost, and energy efficiency. To deliver performance, a vast amount of resources is required, but the wrong choices of components, architecture, or implementation might result in a system which is much too expensive and too power-hungry. To find the right balance, global system level optimization is necessary.

EPI, therefore, intends to share a strong set of common technology across different application domains. Starting from the selection of cutting-edge process technology, a low-power design approach ranges from massive parallelism, specialized architecture, low-voltage operating point, and fine grain power management. The software stack will be designed to integrate and take advantage of these features to achieve high-energy efficiency and maximize performance across a wide range of layers from the low-level firmware, all the way up to system software and application run-times. For this purpose, EPI will harmonize the heterogeneous computing environment by defining a common approach: the so-called Common Platform (CP). It will include the global architecture (hardware and software) specification, common design methodology, and global approach for power management and security.


Read more

The CP is organized around a 2D-mesh Network-on-Chip (NoC) connecting computing tiles based on high-performance general-purpose CPU core with built-in FPU acceleration and specialized application-accelerators with different acceleration levels designed within EPI project.

A common software environment between heterogeneous computing tiles will harmonize the system as well as acting as a common backbone of IP components for IO connection with the external environment such as memories and interconnected or loosely coupled accelerators. With this CP approach, EPI will provide an environment that seamlessly integrates any computing tile. The right balance of computing resources for application matching will be defined through the ratio of the accelerator and general-purpose tiles.

EPI embedded FPGA eFPGA

The eFPGA tile, which is integrated into the General Purpose Processor chip (GPP), contributes to an energy-efficient allocation of the necessary performance by an optimal interaction with the main CPU and the dedicated Hardware accelerators.

Menta eFPGA IP is optimized for general purpose HPC and automotive applications such as image-processing using machine learning (ML). It allows post-production functions like customer customization and proprietary elements. In addition, it can consider emerging security aspects, like run-time reconfigurable crypto and post-quantum public crypto accelerators.

The eFPGA core plays a key role in an optimal hardware/software codesign system, enabling reconfiguration options for the next generation of the European HPC and automotive industry.

Hardware acceleration features are moved on-chip, without the limitations or overhead due to I/O pad-count or chip-to-chip communication interfaces. The eFPGA core is provided to EPI customers with the corresponding programming software-tool, Origami Programmer, which generates the bitstream that targets and optimizes RTL to the needs of Menta eFPGA architecture. The technology does not rely on third-party software tools, which target generic FPGA architecture and thus deliver suboptimal results.

--content--
--date--

--title--

--excerpt--
--date--

Live News

Tim Hotfilter from @KITKarlsruhe had a presentation at the IEEE Computer Society Annual Symposium on VLSI in Cyprus titled "Data Movement Reduction for DNN Accelerators: Enabling Dynamic Quantization Through an eFPGA." Find more information here 👉 https://t.co/jnMyWVQ7Yb https://t.co/3934YtNPGr
06/07/2022 2:26 pm
📢 Check out The IoT Radar interview with our Chairman of the Board, Eric Monchalin from @Atos! 📢 Thank you, @WisseHettinga and the team, for giving us the opportunity to present our work! 🥳 https://t.co/GFETGult9X
23/06/2022 9:34 am
Lilia Zaourar from @CEA_Officiel had a keynote at the @hipeac Conference titled "European Processor Initiative: A full co-design approach based on multi-level simulation." Find more information information about the workshop here 👉 https://t.co/rIX1ucsps1 https://t.co/K1OvBLLYsP
21/06/2022 9:37 am
RT @ahcohen: @EuProcessor Lilia Zaourar kicked off the #RAPIDO workshop at #HiPEAC22 with a great overview of the codesign environment for…
21/06/2022 8:32 am
RT @hipeac: This afternoon we've also been learning about the @pulp_platform controller for #HPC processors - which is at the ❤️ of the @Eu…
20/06/2022 2:38 pm
The @hipeac 2022 Conference started today! 💪 EPI tutorial with presenters from @Unibo starts at 2pm: https://t.co/pUnjPTdoqa Tomorrow, Lilia Zaourar from @CEA_Officiel will have a keynote at the Rapido workshop: https://t.co/rIX1ucsps1 See you in Budapest! 🥳
20/06/2022 11:50 am
RT @Etp4HPC: Don't miss the Europa Village at #TeratecForum : 15 funded 🇪🇺 projects demonstrating the richness and diversity of the Europea…
15/06/2022 8:41 am
RT @OliviaDING17: #collaboration is key! @Atos is proud to be part of the #Europavillage, a project in reunioning the European forces to dr…
14/06/2022 12:49 pm
RT @EUPEX_pilot: The @EuProcessor and @EUPEX_pilot teams have joined forces again at #TeratecForum! Visit us to learn more about our plans…
14/06/2022 8:57 am
Forum @Teratec_EU started today! 🥳 Visit us at booth #16 in the Europa Village, near our neighbours @EUPEX_pilot! We are waiting for you. 💪 https://t.co/p0x25Lt68j
14/06/2022 6:51 am

3 new R&I projects to boost the digital sovereignty of Europe

The European High Performance Computing Joint Undertaking (EuroHPC JU) has launched 3 new research and innovation projects. The projects aim to bring the EU and its partners in the EuroHPC JU closer to developing independent microprocessor and HPC technology and advance a sovereign European HPC ecosystem. The European Processor Initiative (EPI SGA2), The European PILOT […]
2022-02-04

Successful conclusion of European Processor Initiative Phase One

The European Processor Initiative (EPI) has successfully completed its first three-year phase, delivering cutting-edge technologies for European sovereignty on time and within a limited budget, despite the constraints of the COVID-19 pandemic Highlights include the Rhea general-purpose processor, EPI accelerator proof of concept and embedded high-performance microcontroller for automotive applications The successful completion of this […]
2021-12-22

EPI EPAC1.0 RISC-V Test Chip Samples Delivered

Another step closer to demonstrate the capabilities of a RISC-V based European microprocessor The European Processor Initiative (EPI) https://www.european-processor-initiative.eu/, a project with 28 partners from 10 European countries, with the goal of making EU achieve independence in HPC chip technologies and HPC infrastructure, is proud to announce that EPAC1.0 RISC-V Test Chip samples were delivered […]
2021-09-22

Eric Monchalin is the new Chairman of the EPI Board

General Assembly of European Processor Initiative has selected a new Chairman of the Board in July. Eric Monchalin from Atos, the company that coordinates the EPI project, is going to lead 28 partners from 10 countries in their efforts to design and implement a roadmap for a new family of low-power European processors. Eric is […]
2021-07-21

EuroHPC JU regulation published in the Official Journal of the European Union

Regulation on EuroHPC JU establishment adopted
2021-07-21

EPI to take centre stage at the ACM Europe Summer School on HPC Computer Architectures for AI and Dedicated Applications

Taking place on 30 August – 3 September 2021, the second ACM Europe Summer School on HPC Computer Architectures for AI and Dedicated Applications will be co-hosted by Barcelona Supercomputing Center (BSC), in conjunction with the Universitat Politècnica de Catalunya – Barcelona Tech (UPC). The programme of this year’s summer school, which will be fully […]
2021-07-06

EPI EPAC1.0 RISC-V Test Chip Taped-out

European Processor Initiative has successfully released EPAC1.0 Test Chip for fabrication
2021-06-01

Infineon’s Knut Hufeld Discusses Automotive Developments in EPI

Knut Hufeld, Senior Director R&D with Infineon and an Automotive Stream representative in EPI, talked about the developments in the stream with Ralf Hartmann. 
2021-03-12

EPI EPAC1.0 RISC-V core boots Linux on FPGA

EPI team successfully boots Linux on our EPAC 1.0 core subset implemented on FPGA.
2021-03-09

EPI team at HiPEAC 2021

EPI team participated in several activities at HIPEAC2021.
2021-02-17
Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy