At the EPI forum in Barcelona eeNews Europe discussed the state of the initiative with Eric Monchalin, the chair of the European processor initiative

ARM and RISC-V are at the helm of the European Processor Initiative

The European Processor Initiative aims to bring together research, design and manufacturing of a home-grown European processor

EPI held its first EPI forum in Barcelona, on October 9 and 10, 2024. It was a two-day event with the following presentations:

The presentations are available in the zip file of this item.

Project press release, published on September 5th, 2024, is also available in the news section: https://www.european-processor-initiative.eu/epi-forum-in-barcelona-october-9-10-barcelo-sants-hotel/

EPI Consortium members published “AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads” at the DATE conference 2023.

Here you can find a link to an open access version of the article: https://www.research-collection.ethz.ch/handle/20.500.11850/627328

DOI: https://doi.org/10.23919/DATE56975.2023.10137243

EPI Consortium members published “ControlPULP: A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration” in the Lecture Notes in Computer Science.

Here you can find a link to an open access version of the article: https://www.research-collection.ethz.ch/handle/20.500.11850/580004

DOI: https://doi.org/10.1007/978-3-031-15074-6_8

EPI Consortium members published “A High-Performance, Energy-Efficient Modular DMA Engine Architecture” in the IEEE Transactions on Computers.

Here you can find a link to an open access version of the article: https://www.research-collection.ethz.ch/handle/20.500.11850/641982

DOI: https://doi.org/10.1109/TC.2023.3329930

EPI Consortium members published “ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation” in the International Journal of Parallel Programming.

Here you can find a link to an open access version of the article: https://www.research-collection.ethz.ch/handle/20.500.11850/663701

DOI: 10.1007/s10766-024-00761-4

EPI Consortium members published “Trading Performance, Power, and Area on Low-Precision Posit MAC Units for CNN Training” at 2023 IEEE 35th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD).

Here you can find a link to an open access version of the article: https://ieeexplore.ieee.org/document/10306174

DOI: https://doi.org/10.1109/SBAC-PAD59825.2023.00014.

Copyright 2022 All Right Resereved

This project has received funding from the European High Performance Computing Joint Undertaking (JU) under Framework Partnership Agreement No 800928 and Specific Grant Agreement No 101036168 (EPI SGA2). The JU receives support from the European Union’s Horizon 2020 research and innovation programme and from Croatia, France, Germany, Greece, Italy, Netherlands, Portugal, Spain, Sweden, and Switzerland.

Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy