Home EPI Forum 2020

EPI Forum 2020

IMPORTANT UPDATE - EPI FORUM POSTPONED NEW DATE TO BE ANNOUNCED

On behalf of Jean-Marc Denis, EPI Chair of the Board, and the Organizational committee of the EPI Forum, EPI team needs to inform you on the postponement of EPI Forum due to the COVID-19 (Coronavirus).

As a European project, EPI follows and complies with the directives of the medical and health guidance of the relevant bodies: the World Health Organization (WHO), as well as of the national/local health authorities. We take health/welfare decisions (travel, working conditions, meetings) based on these guidelines.

As of today, March 6th, the situation in France is evolving. The authorities highly recommended that noncritical events in closed places are cancelled/postponed. EPI Forum is in this category.

Respecting the health of all participants, we need to postpone the EPI Forum. We are anticipating the new date to be in second half of 2020.

We are sorry for the inconvenience and hope to see you at a later date, to be announced.

EPI Forum Speakers

Thomas Skordas European Commission, DG CONNECT

Thomas Skordas received his diploma in Electrical Engineering in 1984 and a PhD in Computer Science in 1988. From 1988 to 1995, he worked in France as a Research Fellow and project leader in EU-funded R&D projects in the areas of Information Technology and Robotics.

In 1995, Thomas joined the European Commission as a Research Programme Officer in the Directorate General Information Society & Media (DG INFSO).  Ever since, Thomas worked in various units of DG INFSO (which, in 2012 became DG CONNECT) dealing with ICT research in the context of EU’s Research and Innovation Framework Programmes. From 2006 to 2009, he was Deputy Head of Unit in ICT Security and Trust. In 2009, he was appointed Head of the Photonics Unit and in 2014, Head of the Flagships Unit.

Since March 2017, Thomas is the Director of DG Connect’s “Digital Excellence and Science Infrastructure Directorate”.

Brent Gorda Arm, Inc.

Brent Gorda is the Senior HPC Executive for Arm, Inc. His responsibilities cover the world-wide business opportunities and evangelism in support of the Arm ecosystem. Brent has a history of disruptive change in High Performance Computing. Originally from Canada, Brent started as a compiler writer for parallel computing in the late 1980s. Much of his career has been with the US Department of Energy National Labs at Livermore and Berkeley. He was deeply involved in the transition from large vector systems to the parallel computing paradigm we have today, as well as the BlueGene architecture. An entrepreneur at heart, Brent co-founded Software Carpentry, (http://softwarecarpentry.org), originated the Student Cluster Competition (https://www.studentclustercompetition.us/) and was founder & CEO of Whamcloud, the company that kept Lustre in play for HPC (www.Whamcloud.com). After selling Whamcloud to Intel, Brent ran the High-Performance Data Division for several years.  Now at Arm, Brent is excited to help usher in the next generation of architectural choice for HPC, Cloud & Server computing.

Steve Scott Hewlett Packard Enterprise

Steve Scott is Senior Vice President, Senior Fellow, and Chief Technology Officer of HPC and AI at Hewlett Packard Enterprise, where he is responsible for guiding the long-term technical direction of computing, storage and analytics/AI products within the HPC & AI Business Unit.  Steve holds 42 US patents, and was the chief architect of several supercomputers and interconnects at Cray, which was acquired by HPE in 2019. He received the 2005 ACM Maurice Wilkes Award and the 2005 IEEE Seymour Cray Computer Engineering Award, and is a Fellow of the ACM and the IEEE.  Steve earned a BS in electrical and computer engineering, and a Masters and PhD in computer architecture, all from the University of Wisconsin Madison.

Paul de Bot TSMC Europe BV

Paul de Bot is Senior Director Emerging Business of TSMC Europe BV.

Starting his career in the area of video technology, Paul reached the position of Chief Strategy Officer of Philips Digital Networks.

In 2003 he joined Philips Semiconductors (later NXP Semiconductors) as Vice President Strategy & Business Development for their consumer, automotive and identification businesses, respectively.

Before joining TSMC, Paul had executive roles in the software industry and in corporate finance.

Paul holds MSc degrees in Electrical Engineering and Corporate Finance and a Professional Doctorate in Engineering.

Mitsuhisa Sato RIKEN Center for Computational Science

Mitsuhisa Sato is a deputy Director of RIKEN Center for Computational Science since 2018. He received the M.S. degree and the Ph.D. degree in information science from the University of Tokyo in 1984 and 1990.

From 2001, he was a professor of Graduate School of Systems and Information Engineering, University of Tsukuba. He has been working as a director of Center for computational sciences, University of Tsukuba from 2007 to 2013. Since October 2010, he is appointed to the research team leader of programming environment research team in Advanced Institute of Computational Science (AICS), renamed to R-CCS, RIKEN.

Since 2014, he is working as a team leader of architecture development team in FLAGSHIP 2020 project to develop Japanese flagship supercomputer “Fugaku” in RIKEN. He is a Professor（Cooperative　Graduate　School　Program）and Professor Emeritus of University of Tsukuba.

Calista Redmond RISC-V Foundation

Calista Redmond is the CEO of the RISC-V Foundation with a mission to expand and engage RISC-V stakeholders, compel industry adoption, and increase visibility and opportunity for RISC-V within and beyond the Foundation. Prior to the RISC-V Foundation, Calista held a variety of roles at IBM, including Vice President of IBM Z Ecosystem where she led strategic relationships across software vendors, system integrators, business partners, developer communities, and broader engagement across the industry. Focus areas included execution of commercialization strategies, technical and business support for partners, and matchmaker to opportunities across the IBM Z and LinuxOne community. Calista’s background includes building and leading strategic business models within IBM’s Systems Group through open source initiatives including OpenPOWER, OpenDaylight, and Open Mainframe Project. For OpenPOWER, Calista was a leader in drafting the strategy, cultivating the foundation of partners, and nurturing strategic relationships to grow the org from zero to 300+ members. While at IBM, she also drove numerous acquisition and divestiture missions, and several strategic alliances. Prior to IBM, she was an entrepreneur in four successful start-ups in the IT industry. Calista holds degrees from the University of Michigan and Northwestern University.

Adrian Buckley Mentor, a Siemens Business

Adrian Buckley has held numerous roles during his 32-year tenure at Mentor ranging from technical support, presales applications through to sales management. Prior to his current position as VP Europe, Adrian was Director of Strategic Accounts. His Electronic Design Automation experience began at Tektronix where he was a key member of the newly formed Design Automation Division. After graduating from Newcastle University with an honors degree in physics and electronics, Adrian worked at the British Gas research laboratories before moving to BAE Dynamics. Here he gained experience on the suitability of micro-processors architectures for various military applications.

Zvonimir Z. Bandić Western Digital Corporation

Zvonimir Z. Bandić is the Research Staff Member and Senior Director of Next Generation Platform Technologies Department in a Western Digital Corporation in San Jose, California. He received his BS in electrical engineering in 1994 from the University of Belgrade, Yugoslavia, and his MS (1995) and PhD (1999) in applied physics from Caltech, Pasadena, in the field of novel electronic devices based on wide bandgap semiconductors. He is currently focusing on emerging Non-Volatile Memories (PCM, ReRAM, MRAM) applications for data center distributed computing, including RISC-V based CPU technologies , in-memory compute, RDMA networking, and machine learning hardware acceleration. He has been awarded over 50 patents in the fields of solid state electronics, solid state disk controller technology, security architecture and storage systems and has published over 50 peer-reviewed papers. Zvonimir is Chairman of CHIPS Alliance, Chair of OpenCAPI org, and Board of Directors member of RISC-V standards organization.

Jerry Ardizzone Codasip

Over 35 years in the Semiconductor and Semiconductor IP Industry, having pent entire career in microprocessor and high performance semiconductor IP companies with 14 years at Motorola Semiconductor Director of Strategic Account Sales , 7 Years at ARM Inc, as President of ARM Inc and WW EVP of Sales, Tensilica / Cadence (SVP of Sales) and currently Vice President, WW Sales Codasip.

Philippe Notton EPI

Philippe Notton is a Senior Tech executive with strong technical and business background on Multimedia, Semiconductor and Security.

From Asian successful Startup to Large Industrial Groups with Entrepreneurial spirit, having worked in France, UK and USA with market leaders in their domain (Thomson, Canal+, LSI, MStar, ST), Philippe has a passion for High Technologies and fast paced environments.
Philippe Notton drove MStar Semiconductor SetTopBox Division from scratch to #3 worldwide creating from the ground the first Asian semiconductor player in the PayTV arena.
Before joining the European Processor Initiative, he was the head of the Consumer Division in ST Microelectronics (2400pers) designing SetTopBox chips and Consumer Asics.

Philippe Notton is GM of the European Processor Initiative but also CEO and Founder of SiPearl the company that gives life to the European Processor

 

Philippe Notton has an EE degree from SUPELEC , France (1993) and an Executive MBA from ESSEC , France and MANNHEIM, Germany (2008).

Jean-Marc Denis EPI

Since the beginning of 2018, Jean-Marc is the head of Strategy and Plan at Atos/Bull, in charge of the global cross-Business Unit Strategy and of the definition of the 3 years business plan. In addition, since the middle of 2018, Jean-Marc has been also elected as Chair of the Board of the European Processor Initiative (EPI).

Prior to that, Jean-Marc Denis took different positions in the HPC industry.

After five years of research in the development of new solvers for the for Maxwell equations at Matra Defense (France) as mathematician from 1990 to 1995, Jean-Marc Denis had several technical position in the HPC industry between 1995 to 2004 from  HPC pre-sales to Senior Solution Architect.

Since mid if 2004 Jean-Marc has worked at Bull SAS head Quarter (France) where he has started the HPC activity. In less than 10 years, the HPC revenue at Bull exploded from nothing in 2004 to 200M€ in 2015, making Bull the undisputed leader of the European HPC industry and the fourth in the world. From 2011 to the end of 2016, Jean-Marc has leaded the worldwide business activity with the goal to consolidate the ATOS/Bull position in Europe and to make ATOS/Bull a worldwide leader in Extreme Computing with footprint in Middle-East, Asia, Africa and South America.

In 2016 and 2017, Jean-Marc has been in charge of the definition of the strategy for the BigData Division at ATOS/Bull. In his position, his role is to define the global approach for the different BigData business lines covering HPC, Legacy (mainframe), Entreprise computing, DataScience consulting and Software.

In parallel to his activities at ATOS/Bull, since 2008, Jean-Marc Denis has taught “Supercomputer Architecture” concepts in Master 2 degree at the University of Reims Champagne Ardennes (URCA), France.

Luc Elman Synopsys

Luc Elman is Vice President Customer Excellence for the Design Group at Synopsys. He is responsible for customer enablement and support for Synopsys digital and analog design solutions in EMEA. Prior to that role, he served in various technical and management functions at Synopsys covering design implementation and verification.

He began his career as a design engineer and has held various technical and managing positions in EDA companies launching new innovative tools prior to joining Synopsys.

Luc Elman graduated from ESIEE, Paris and hold an MSc in electrical engineering from the California Institute of Technology, USA.

Sacha Vrazic Rimac Automobili

Sacha Vrazic is the Director of Autonomous Driving R&D at Rimac Automobili, where he works on redefining and solving issues for self-driving at extremely high speed. Previously, he was the Head of a Research Lab belonging in the Toyota Group companies, where he contributed to the Research of cutting-edge ADAS and fundamental research on future technologies. He was also for 7 years lecturer in an engineering school at Nice University, France.

Vrazic was always interested in creating disruptive technologies that will benefit the society, as writing a part of the history of the mobility is a fantastic opportunity, mixing science and philosophy. He is the author of numerous publications and patents and driven by the will to change the world. For him, it’s all about spatial mobility.

Romain Dolbeau EPI

Romain Dolbeau is a Distinguished Expert at Atos-Bull. After studying computer architecture at Université Paris XI, Université Rennes 1 and ENS Cachan, Romain co-founded and joined CAPS entreprise, a pioneer company in compilation that introduced directive-based programming for heterogeneous computing with the HMPP technology. Romain joined Bull in 2014 as an HPC expert, helping customers leverage both CPU and accelerators to get the best performance out of their supercomputers. Since late 2018, Romain is working as the lead software architect for the EPI project.

Yingchih Yang EPI

Lead Architect for the EPI project. Yingchih YANG is the CTO of the newly formed SiPearl startup, and he has been leading the GPP chip designing activities.  He worked from Atos-Bull for the EPI project, after his position as the adv. technology officer in the consumer digital division of STMicroelectronics France during 2015-2018.  Before that he was the head of engineering teams for settopbox chip product line in MediaTek-MStar, and CTO of Sunplus Technology in Taiwan.

Jesús Labarta EPI

Professor Jesús Labarta has been full professor of Computer Architecture at UPC since 1990 and was Director of CEPBA-European Center of Parallelism at Barcelona from 1996 to 2005. Since its creation in 2005, he has been the Director of the Computer Sciences Research Department within the Barcelona Supercomputing Center (BSC).

During his 35-year academic career, Prof. Labarta has made significant contributions in programming models and performance analysis tools for parallel, multicore and accelerated systems, with the sole objective of helping application programmers to improve their understanding of their application’s performance and to improve programming productivity in the transition towards very large-scale systems. His research team has been developing performance analysis and prediction tools (Paraver and Dimemas) and pioneering research on how to increase the intelligence embedded in these performance tools.

He has also been a driving force behind the task-based StarSs programming model, which gives runtime systems the required intelligence to dynamically exploit the potential parallelism and resources available. His team has influenced the evolution of the OpenMP standard with the OmpSs instantiation of StarSs, and, in particular, its tasking model.

He has constantly tried to incorporate his vision and ideas into industrial collaborations. Currently Prof. Labarta is the leader of the Performance Optimization and Productivity (POP) EU Center of Excellence where users (both academic and SMEs) from a very wide range of application sectors receive performance assessments and suggestions for code refactoring efforts. He also leads within the EPI project the activities (hardware and software) on the RISC-V vector accelerator

In Nov 2018, he was awarded by The Association for Computing Machinery (ACM) and IEEE Computer Society (IEEE CS) with the ACM-IEEE CS Ken Kennedy Award for his seminal contributions to programming models and performance analysis tools for high performance computing. He’s the only non US Researcher receiving this award.

Pierre Chehwan NAVYA Group

Pierre Chehwan is Director of Strategic-Alliance and Institutional Relationship at NAVYA Group. His mission is to support institutions and governments regarding Autonomous Vehicles, legal framework, and related funded projects from European Union or governmental as well as building strategic alliances. With 27 years of experience in fast paced technologies within market game changer companies, he worked in entrepreneurial pioneer startups, as well as international organisation challengers.  Pierre contributed to 2 major disruptive technologies that changed our daily lives: the birth of Internet and the rise of the mobile phone. Today he is contributing to the 3rd one : Autonomous Vehicles.

Before joining NAVYA, he worked 7 years for one of the first internet providers in Europe. Then he moved for more than 10 years in the mobile industry as head of product strategy for Tier 1 operators at Alcatel Mobile Phones and Sales Director at Huawei. He developed later the B2B Mobile business of Ingram Micro. Today, Pierre is handling Strategic Alliance as well as EU & Public affairs within NAVYA to make our cities greener with Autonomous Vehicles.

Stéphane Requena GENCI

Stéphane Requena is CTO of GENCI (Grand Equipement National de Calcul). At the end of his studies in distributed and parallel computing, he first joined CISI as an HPC engineer in the energy sector (EDF, CEA) and then IFPEN to initially optimize and parallelize applications in the field of oil exploration and then set up within the IT department the migration from Unix to Linux (workstations, computing cluster). He then joined GENCI in 2007 just after its creation and follows in particular GENCI’s technology watch activity, the technical management of calls for tenders to regularly upgrade the HPC/storage resources within the 3 national centres (CINES, IDRIS, TGCC) and the development of new services.

It has also been involved since its creation in 2010 in the European computing infrastructure PRACE and in European initiatives/projects such as EuroHPC, PRACE-IP, EESI, EXDCI, Mont-Blanc, PPI4HPC or recently EPI.

With more than 20 years of expertise in HPC, HPC, AI, computing architectures, oil simulation and fluid mechanics, Stéphane is passionate about technology and science. He observes the convergence between HPC, HPDA and AI which are for Stéphane an accelerator of scientific discoveries!

Robert J. Hoekstra Sandia National Laboratories

Dr. Robert J. Hoekstra leads the scalable architectures research department in Sandia National Laboratories Center for Computing Research(CCR). Robert received his doctorate in electrical and computer engineering from the University of Illinois Urbana-Champaign(UIUC) in 1998. His early research focused on high fidelity modeling of design and manufacturing for semiconductors. Over the last decade, he has led a broad range of HPC R&D including electrical systems modeling, applied mathematics, scalable algorithms and scalable architectures. Robert currently leads the Sandia’s efforts to explore innovative HPC architectures for the US DOE/NNSA Advanced Simulation and Computing program in support of the US Exascale Computing Project and the National Strategic Computing Initiative. This is highlighted by the recent deployment of the first Arm-based petascale supercomputer, Vanguard/Astra.

Mario Kovač EPI

Prof. Mario Kovac is full professor at the Faculty of Electrical Engineering and Computing (FER), University of Zagreb, Croatia. In 1990 and 1991 he received a VLSI and Computer Architecture Scholarship at the University of South Florida, and he subsequently received the Fulbright Award in 1993.

He holds several patents including US patents in multimedia systems and architecture domains.

In 2008, Croatian President awarded him with the the Medal of Honor “Order of Danica Hrvatska with the image of Ruđer Bošković” for special merit in science. He currently holds several positions: Chief Communications Officer (CCO) at European Processor Initiative; Expert member of Governing Board as well as Research and Innovation Advisory Group Observer Member at EuroHPC Joint Undertaking; Director HPC Architectures and Applications Research Center at FER. He is senior member of the IEEE Computer Society.

Contacts: mario.kovac@fer.hr      http://www.linkedin.com/in/mariokovac

Steve Langridge HiSilicon Technologies Co., Ltd.

Steve excelled in technical leadership positions at IBM Canada for over 20 years before joining Huawei in 2013 where he founded the Toronto Research Center.  As Director, Hardware Acceleration Dept, Steve created and led a global team of Hardware Acceleration experts in HW/SW Co-Design. Now, Steve is helping to develop HiSilicon’s business in North America and Europe for strategic ICT markets.  Steve continues to work closely with Semiconductor Research, microprocessor, accelerator and software ecosystem partners in pursuit of highly efficient and extreme value processing for clients.

Dominik Reinhardt EPI

Dr.-Ing. Dominik Reinhardt has more than 10 years working experience with BMW AG in Munich, 6 years as a software engineer for system functionality (BMW AUTOSAR Core Team) and 2 years responsible for 32bit microcontrollers at BMW within team of semiconductor standards. He also represented BMW AG within the ARAMiS research project for embedded multicore technology (German BMBF funded).

Currently, in the last two years, he has been working as a research engineer at BMW’s central research division in Garching. He is the project lead for Computing Platforms (modular integration platforms) and represents BMW AG within the European Processor Initiative research project (EU-funded).

--content--
--date--

--title--
--excerpt--
--date--

Live News

Have a look at what our @_abartolini_ talked about with @NicoleHemsoth regarding #RISCV and #HPC 👇👀 https://t.co/kzHdYZQA1a
10/07/2020 11:56 am
RT @pulp_platform: This Wednesday and Thursday at 9:00, Luca and Frank will be giving a talk on how to work with RISC-V, as part of ACACES…
06/07/2020 12:47 pm

EPI @ ESIWACE Virtual Workshop
Jean-Marc Denis and Jesus Labarta presented at the ESIWACE virtual workshop.
2020-07-06
Another addition to @SIPEARL_SAS 👏. Welcome, Frédéric! https://t.co/ORSXaCYG03
02/07/2020 12:57 pm
Are you attending? 😀 The webinar will cover things like: 🧩intelligent platforms and Edge Computing 🧩innovative and scalable "manycore" HW and SW 🧩an optimal solution for parallel processing of several independent applications 🧩industrial and automotive application 👇 https://t.co/AIloBuGHLO
02/07/2020 8:27 am
RT @SIPEARL_SAS: "High-performance computing benefits from #European support, and the #EU has established a roadmap to regain sovereignty f…
02/07/2020 6:16 am
The 34th ACM International Conference on Supercomputing (ICS-2020), the premier international forum for the presentation of #ResearchResults in #HPC systems, started today as an online event for the first time ever: https://t.co/RlD1fOXGhg @BSC_CNS
29/06/2020 12:11 pm
@Pa0x73cal @pulp_platform We think @_abartolini_ should tell us 👉🏻🍝? 😂
24/06/2020 8:54 am
@pulp_platform We have it on good authority there is a revelation of a secret Bolognese recipe in the middle of the tutorial 😂🤏🏻🍝
24/06/2020 8:41 am
RT @EuroHPC_JU: Join our efforts to complete the 🇪🇺 European #HPC supply value chain & develop a world-class #supercomputing ecosystem in #…
10/06/2020 6:06 pm
A valuable addition to @SIPEARL_SAS! 👏🏻 https://t.co/I11iNMtGLg
09/06/2020 12:23 pm

V for vector: software exploration of the vector extension of RISC-V
Introduction The European Processor Initiative (EPI) is building a new central processing unit (CPU) with European technology. This CPU will bundle an accelerator, based on the open source RISC-V architecture. This accelerator will include support for the upcoming V-extension of RISC-V. At the Barcelona Supercomputing Center (BSC), we have been busy at work building software […]
2020-05-05

First EPI Forum to take place in Paris
The European Processor Initiative is announcing the first EPI Forum to take place in Paris, France, on March 16-17, 2020. In a two-day event, the consortium will host experts from HPC ecosystem, engineers, researchers and global players in the field, to attend sessions, round tables and keynote speeches from prominent executives and experts.
2020-02-25

EPI @ HiPEAC in Bologna
EPI team attended HiPEAC conference in Bologna.
2020-01-29

SiPearl, Industrial hand of EPI launches
SiPearl, EPI’s industrial and business hand, joins the EPI consortium as its 27th partner and moves into its operational phase. SiPearl and its solutions will help drive the development of the European market for high-performance computing (HPC), as well as its strategic applications such as artificial intelligence and connected mobility. SiPearl will develop and market […]
2020-01-23

European Processor Initiative: First year of activities
The project is finishing its first year with introduction of a new EPI Common Platform, an updated roadmap and presence at key events
2019-11-04

Busy EPI partners in October
October started pretty busy for EPI partners, who attended various events presenting the latest from the Initiative.
2019-10-18

EPI First tutorial held in Barcelona
Partners from the European Processor Initiative organized and held their first public tutorial on EPI called “First steps towards a made-in-Europe high-performance microprocessor”. It was held on July 17th, at the Universita Politècnica de Catalunya, co-located with the ACM 2019 Summer school on HPC architectures for AI and dedicated applications. EPI distinguished experts presented in […]
2019-07-20

EPI activities in events
Last week has been loaded with activities for the European Processor Initiative. Our team attended several very important events, where EPI was discussed and our road to the low-power processor presented. EPI Chairman of the Board, Jean-Marc Denis, attended two events, in a Transatlantic hop, skip and a jump: first, the 73rd HPC User Forum […]
2019-09-20

EPI’s Manager on NVIDIA Bringing CUDA to Arm
NVIDIA announced its support for Arm CPUs, by making available to the Arm® ecosystem its full stack of AI and HPC software — which accelerates more than 600 HPC applications and all AI frameworks – by year’s end. The stack includes all NVIDIA CUDA-X AI™ and HPC libraries, GPU-accelerated AI frameworks and software development tools such as […]
2019-06-17
Copyright 2019 © All Right Resereved
European Union Flag

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 826647

Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy