EPI Forum
Pre-register now: 16-17 March 2020, Paris

Find out more here

EPI Forum 2020

The European Processor Initiative is organising its first EPI Forum on March 16 and 17, 2020, in Paris, France.

EPI Forum will gather experts from the HPC ecosystem, stakeholders in the field and EPI researchers and engineers to discuss and present EPI’s achievement so far and future developments in the Initiative.

In order to register your interest to attend the Forum, we invite you to please fill out the form at https://www.european-processor-initiative.eu/forum-preregistration/ and you will be contacted by the Organizing committee of the Forum shortly. Our privacy policy with respect to your data is available here: https://www.european-processor-initiative.eu/privacy-policy-data-privacy-notice/

The venue of the Forum is Elysées Biarritz, 22-24 Rue Quentin-Bauchart, 75008 Paris, France. The final registration price is 250 EUR, while the Draft of the two-day event agenda is available here: EPI Forum Agenda Draft

Upon completing the pre-registration, you will be contacted by the Organizing comittee with further details for registration and payment.

The Organizing comittee reserves the right to implement changes to the Agenda. Should you have any inquiries related to the EPI Forum, please contact us at epi-forum [at] european-processor-initiative.eu

EPI Forum Speakers

Thomas Skordas European Commission, DG CONNECT

Thomas Skordas received his diploma in Electrical Engineering in 1984 and a PhD in Computer Science in 1988. From 1988 to 1995, he worked in France as a Research Fellow and project leader in EU-funded R&D projects in the areas of Information Technology and Robotics.

In 1995, Thomas joined the European Commission as a Research Programme Officer in the Directorate General Information Society & Media (DG INFSO).  Ever since, Thomas worked in various units of DG INFSO (which, in 2012 became DG CONNECT) dealing with ICT research in the context of EU’s Research and Innovation Framework Programmes. From 2006 to 2009, he was Deputy Head of Unit in ICT Security and Trust. In 2009, he was appointed Head of the Photonics Unit and in 2014, Head of the Flagships Unit.

Since March 2017, Thomas is the Director of DG Connect’s “Digital Excellence and Science Infrastructure Directorate”.

Brent Gorda Arm, Inc.

Brent Gorda is the Senior HPC Executive for Arm, Inc. His responsibilities cover the world-wide business opportunities and evangelism in support of the Arm ecosystem. Brent has a history of disruptive change in High Performance Computing. Originally from Canada, Brent started as a compiler writer for parallel computing in the late 1980s. Much of his career has been with the US Department of Energy National Labs at Livermore and Berkeley. He was deeply involved in the transition from large vector systems to the parallel computing paradigm we have today, as well as the BlueGene architecture. An entrepreneur at heart, Brent co-founded Software Carpentry, (http://softwarecarpentry.org), originated the Student Cluster Competition (https://www.studentclustercompetition.us/) and was founder & CEO of Whamcloud, the company that kept Lustre in play for HPC (www.Whamcloud.com). After selling Whamcloud to Intel, Brent ran the High-Performance Data Division for several years.  Now at Arm, Brent is excited to help usher in the next generation of architectural choice for HPC, Cloud & Server computing.

Steve Scott Hewlett Packard Enterprise

Steve Scott is Senior Vice President, Senior Fellow, and Chief Technology Officer of HPC and AI at Hewlett Packard Enterprise, where he is responsible for guiding the long-term technical direction of computing, storage and analytics/AI products within the HPC & AI Business Unit.  Steve holds 42 US patents, and was the chief architect of several supercomputers and interconnects at Cray, which was acquired by HPE in 2019. He received the 2005 ACM Maurice Wilkes Award and the 2005 IEEE Seymour Cray Computer Engineering Award, and is a Fellow of the ACM and the IEEE.  Steve earned a BS in electrical and computer engineering, and a Masters and PhD in computer architecture, all from the University of Wisconsin Madison.

Paul de Bot TSMC Europe BV

Paul de Bot is Senior Director Emerging Business of TSMC Europe BV.

Starting his career in the area of video technology, Paul reached the position of Chief Strategy Officer of Philips Digital Networks.

In 2003 he joined Philips Semiconductors (later NXP Semiconductors) as Vice President Strategy & Business Development for their consumer, automotive and identification businesses, respectively.

Before joining TSMC, Paul had executive roles in the software industry and in corporate finance.

Paul holds MSc degrees in Electrical Engineering and Corporate Finance and a Professional Doctorate in Engineering.

Mitsuhisa Sato RIKEN Center for Computational Science

Mitsuhisa Sato is a deputy Director of RIKEN Center for Computational Science since 2018. He received the M.S. degree and the Ph.D. degree in information science from the University of Tokyo in 1984 and 1990.

From 2001, he was a professor of Graduate School of Systems and Information Engineering, University of Tsukuba. He has been working as a director of Center for computational sciences, University of Tsukuba from 2007 to 2013. Since October 2010, he is appointed to the research team leader of programming environment research team in Advanced Institute of Computational Science (AICS), renamed to R-CCS, RIKEN.

Since 2014, he is working as a team leader of architecture development team in FLAGSHIP 2020 project to develop Japanese flagship supercomputer “Fugaku” in RIKEN. He is a Professor(Cooperative Graduate School Program)and Professor Emeritus of University of Tsukuba.

Calista Redmond RISC-V Foundation

Calista Redmond is the CEO of the RISC-V Foundation with a mission to expand and engage RISC-V stakeholders, compel industry adoption, and increase visibility and opportunity for RISC-V within and beyond the Foundation. Prior to the RISC-V Foundation, Calista held a variety of roles at IBM, including Vice President of IBM Z Ecosystem where she led strategic relationships across software vendors, system integrators, business partners, developer communities, and broader engagement across the industry. Focus areas included execution of commercialization strategies, technical and business support for partners, and matchmaker to opportunities across the IBM Z and LinuxOne community. Calista’s background includes building and leading strategic business models within IBM’s Systems Group through open source initiatives including OpenPOWER, OpenDaylight, and Open Mainframe Project. For OpenPOWER, Calista was a leader in drafting the strategy, cultivating the foundation of partners, and nurturing strategic relationships to grow the org from zero to 300+ members. While at IBM, she also drove numerous acquisition and divestiture missions, and several strategic alliances. Prior to IBM, she was an entrepreneur in four successful start-ups in the IT industry. Calista holds degrees from the University of Michigan and Northwestern University.

Ravi Subramanian Mentor

Ravi Subramanian, vice president and general manager of Mentor’s IC Verification Solutions Division, was formerly the general manager of the company’s Analog/Mixed-Signal Verification business unit. He joined the company in 2014 with Mentor’s acquisition of Berkeley Design Automation (BDA), where he was president and CEO.  Prior to BDA he was vice president and general manager of the 3G WCDMA business unit at Infineon Technologies. He joined Infineon through the acquisition of Morphics Technology, a fabless semiconductor company where he was founder and vice president of Engineering, and later CEO.  He began his career at AT&T Bell Labs, where he won the AT&T Leadership Award.  He received his Bachelor of Science in Electrical Engineering from the California Institute of Technology and a Ph.D in Electrical Engineering &Computer Science from the University of California at Berkeley, where he was a recipient of the UC Regent’s Fellowship. He is the lead author on 18 U.S. patents on digital, analog and RF signal processing techniques in wireless and wireline communications. He is a charter member of TiE, a not-for-profit organization focused on fostering entrepreneurship across every generation all over the world. Every year since 2007, he has been selected to the Rutberg 200 Wireless Influencers List.

Zvonimir Z. Bandić Western Digital Corporation

Zvonimir Z. Bandić is the Research Staff Member and Senior Director of Next Generation Platform Technologies Department in a Western Digital Corporation in San Jose, California. He received his BS in electrical engineering in 1994 from the University of Belgrade, Yugoslavia, and his MS (1995) and PhD (1999) in applied physics from Caltech, Pasadena, in the field of novel electronic devices based on wide bandgap semiconductors. He is currently focusing on emerging Non-Volatile Memories (PCM, ReRAM, MRAM) applications for data center distributed computing, including RISC-V based CPU technologies , in-memory compute, RDMA networking, and machine learning hardware acceleration. He has been awarded over 50 patents in the fields of solid state electronics, solid state disk controller technology, security architecture and storage systems and has published over 50 peer-reviewed papers. Zvonimir is Chairman of CHIPS Alliance, Chair of OpenCAPI org, and Board of Directors member of RISC-V standards organization.

Jerry Ardizzone Codasip

Over 35 years in the Semiconductor and Semiconductor IP Industry, having pent entire career in microprocessor and high performance semiconductor IP companies with 14 years at Motorola Semiconductor Director of Strategic Account Sales , 7 Years at ARM Inc, as President of ARM Inc and WW EVP of Sales, Tensilica / Cadence (SVP of Sales) and currently Vice President, WW Sales Codasip.

Philippe Notton EPI

Philippe Notton is a Senior Tech executive with strong technical and business background on Multimedia, Semiconductor and Security.

From Asian successful Startup to Large Industrial Groups with Entrepreneurial spirit, having worked in France, UK and USA with market leaders in their domain (Thomson, Canal+, LSI, MStar, ST), Philippe has a passion for High Technologies and fast paced environments.
Philippe Notton drove MStar Semiconductor SetTopBox Division from scratch to #3 worldwide creating from the ground the first Asian semiconductor player in the PayTV arena.
Before joining the European Processor Initiative, he was the head of the Consumer Division in ST Microelectronics (2400pers) designing SetTopBox chips and Consumer Asics.

Philippe Notton is GM of the European Processor Initiative but also CEO and Founder of SiPearl the company that gives life to the European Processor


Philippe Notton has an EE degree from SUPELEC , France (1993) and an Executive MBA from ESSEC , France and MANNHEIM, Germany (2008).

Jean-Marc Denis EPI

Since the beginning of 2018, Jean-Marc is the head of Strategy and Plan at Atos/Bull, in charge of the global cross-Business Unit Strategy and of the definition of the 3 years business plan. In addition, since the middle of 2018, Jean-Marc has been also elected as Chair of the Board of the European Processor Initiative (EPI).

Prior to that, Jean-Marc Denis took different positions in the HPC industry.

After five years of research in the development of new solvers for the for Maxwell equations at Matra Defense (France) as mathematician from 1990 to 1995, Jean-Marc Denis had several technical position in the HPC industry between 1995 to 2004 from  HPC pre-sales to Senior Solution Architect.

Since mid if 2004 Jean-Marc has worked at Bull SAS head Quarter (France) where he has started the HPC activity. In less than 10 years, the HPC revenue at Bull exploded from nothing in 2004 to 200M€ in 2015, making Bull the undisputed leader of the European HPC industry and the fourth in the world. From 2011 to the end of 2016, Jean-Marc has leaded the worldwide business activity with the goal to consolidate the ATOS/Bull position in Europe and to make ATOS/Bull a worldwide leader in Extreme Computing with footprint in Middle-East, Asia, Africa and South America.

In 2016 and 2017, Jean-Marc has been in charge of the definition of the strategy for the BigData Division at ATOS/Bull. In his position, his role is to define the global approach for the different BigData business lines covering HPC, Legacy (mainframe), Entreprise computing, DataScience consulting and Software.

In parallel to his activities at ATOS/Bull, since 2008, Jean-Marc Denis has taught “Supercomputer Architecture” concepts in Master 2 degree at the University of Reims Champagne Ardennes (URCA), France.




Live News

RT @HPCwire: SiPearl Begins Development of European Processor with €6.2M https://t.co/pZ1bkuJFT7 #HPC @SIPEARL_SAS @EuProcessor
13/02/2020 7:37 am
The #presentations and a report from #HiPEAC20 are now on our website👉 https://t.co/28PA0PU4Lk We had a blast, welcoming so many people, especially #STEM students, at our booth. Looking forward to another one 😃
29/01/2020 1:51 pm

EPI @ HiPEAC in Bologna

EPI team attended HiPEAC conference in Bologna.
📢The first EPI Forum📢 will take place in 📌Paris,🗓️ March 16-17!☑️ Express your interest to participate and check out the deets here➡️ https://t.co/Y5weU8ldiB 🇪🇺 https://t.co/R0HGvSn1wg
28/01/2020 2:15 pm

SiPearl, Industrial hand of EPI launches

SiPearl, EPI’s industrial and business hand, joins the EPI consortium as its 27th partner and moves into its operational phase. SiPearl and its solutions will help drive the development of the European market for high-performance computing (HPC), as well as its strategic applications such as artificial intelligence and connected mobility. SiPearl will develop and market […]
Francisco J. Cazorla and Hamid Tabani from @BSC_CNS are at the PhD school of DII @Unipisa with their host, prof. Sergio Saponara, holding a PhD course related to EPI research as well😃 https://t.co/jgGxDwQGzo
23/01/2020 10:12 am
Some of EPI tutorial captains, still have strength to pose soccer-style, after a few hours of tutorial 😁. [Sadly, without @Mauro_Olivieri_ and Denis Dutoit in the picture, who had to rush away.] Thank you, @hipeac, for a fantastic conference, see you next time! #HiPEAC20 https://t.co/avgLHZBfmo
22/01/2020 5:48 pm
To finish the tutorial, our colleague from @BSC_CNS on the vector accelerator! https://t.co/kONPOFdiUg
22/01/2020 3:13 pm
RT @e4company: "Empowering Europe towards the Exascale age": E4's talk at the @hipeac Conference 2020, inside the @EuProcessor tutorial. No…
22/01/2020 2:43 pm
Power management and controller in EPI, by @_abartolini_ #HIPEAC2020 https://t.co/QPcrmvn7kR
22/01/2020 2:22 pm
Tutorial on EPI is still going on, @Mauro_Olivieri_ is explaining EPAC at #HiPEAC2020. https://t.co/HOtMowgnNh
22/01/2020 1:57 pm

European Processor Initiative: First year of activities

The project is finishing its first year with introduction of a new EPI Common Platform, an updated roadmap and presence at key events

Busy EPI partners in October

October started pretty busy for EPI partners, who attended various events presenting the latest from the Initiative.

EPI First tutorial held in Barcelona

Partners from the European Processor Initiative organized and held their first public tutorial on EPI called “First steps towards a made-in-Europe high-performance microprocessor”. It was held on July 17th, at the Universita Politècnica de Catalunya, co-located with the ACM 2019 Summer school on HPC architectures for AI and dedicated applications. EPI distinguished experts presented in […]

EPI activities in events

Last week has been loaded with activities for the European Processor Initiative. Our team attended several very important events, where EPI was discussed and our road to the low-power processor presented. EPI Chairman of the Board, Jean-Marc Denis, attended two events, in a Transatlantic hop, skip and a jump: first, the 73rd HPC User Forum […]

EPI’s first tutorial – July 17

EPI will hold it's first tutorial on July 17th 2019 in Barcelona.

EPI’s Manager on NVIDIA Bringing CUDA to Arm

NVIDIA announced its support for Arm CPUs, by making available to the Arm® ecosystem its full stack of AI and HPC software — which accelerates more than 600 HPC applications and all AI frameworks – by year’s end. The stack includes all NVIDIA CUDA-X AI™ and HPC libraries, GPU-accelerated AI frameworks and software development tools such as […]

First steps towards a made-in-Europe high-performance microprocessor

The European Processor Initiative (EPI), crucial element of the European exascale strategy, delivers its first architectural design to the European Commission and welcomes new partners Almost six months in, the project that kicked off last December has already delivered its first architectural designs to the European Commission, thus marking initial milestones successfully executed. The project […]

EPI at EuroHPC Summit Week

Impressions from the EuroHPC Summit Week 2019, that was held from 13 to 17 May in Poznań, Poland, are still fresh, as the event turned out a huge number of attendees and interesting topics covered in the 4-day event. European Processing Initiative, under the moderating lead of Mr Leonardo Flores Añover and Mr Andrea Feltrin […]
Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy