Automotive Stream

One of EPI’s core activities will focus on the automotive sector. The stream activities are targeting main trends driving innovation in the automotive industry including the introduction of autonomous driving (levels 4/5) and the Connected Car infrastructure – because without innovative solutions, the digital progress in the automotive sector would end in a deadlock due to insufficient computing power for new and increasing fields of application like 360-degree environment recognition and other real-time systems.

In order to continue on the road of success, the initiative aims at implementing suitable high-performance processors for the HPC sector. The specific challenge in the automotive sector is the integration of those high-performance processors that have to be compliant with the relevant application and environmental requirements in that real-time domain.

Most importantly, adapting and using HPC processors must not have a negative impact under any circumstances on the function, the real-time behavior, the availability and reliability of the automotive compute platform. Furthermore, in the extremely cost-driven automotive sector, a number of relevant standards must be observed. Obviously, the use of complex and costly solutions like active cooling should be avoided.

The fundamental approach in favour is a master-slave constellation with automotive-qualified processors operating as masters and high-performance computing general-purpose processors (HPC-GPP) and accelerators operating as slaves.

With respect to the HPC domain, one of the incentive reasons to adapt the HPC general-purpose processor is expected better exploitation of the highly expensive development of such a complex general-purpose processor. From the automotive viewpoint, in turn, the expected additional computing power should not exceed given cost and energy budgets.

This is where EPI comes into play, providing architectural solutions for a novel embedded high-performance computing (eHPC) platform. A proposed subsequent integration of the HPC general-purpose processors and HPC accelerators into the automotive eHPC is supposed to be technologically, functionally and economically successful.

In any case, it will be crucial because new autonomous vehicle network architectures require computing platforms enabling the execution of extremely complex vehicle perception algorithms. The latter include sensor/imaging processing, data fusion, environment sensing and modeling, low-latency deep machine learning for object classification and behavior prediction with seamless, dependable and secure interaction between mobile high-performance embedded computing, and stationary server-based high-performance computing.

Accelerator for the Automotive Stream MPPA

The objective of the EPI automotive stream is to support Autonomous Driving Systems (ADS) based on a mainstream automotive safety/security MCU and two or more ‘number crunchers’ derived from the General Purpose Processor (GPP). Each ‘number cruncher’ will implement the perception and path planning functions. As the GPP is based on Arm cores, it provides high performances for 64-bit and 32-bit floating-point computations. These are applicable to the path planning functions of ADS. The GPP also embeds compuzte units dedicated to acceleration, in particular the MPPA tiles for vechile perception. Key vehicle perception functions include: sensor data segmentation and fusion; object detection and tracking; coupling with the localization functions. These functions require an integrated mix of CPU, GPU and NPU (neural procesing unit) capabilities, while meeting the soft real-time constraints of the AUTOSAR Adaptive standard.

The MPPA accelerator tile shown here is developed for vehicle perception in the EPI Automotive Stream. This tile is based on the compute unit (‘compute cluster’) of the Karlay MPPA3 processor. Indeed, the MPPA processors already excel at vehicle image processing, bit-level processing, and deep learning inference. They are fully programmable in C/C++/OpenMP under GCC or LLVM, and are able to host RTPS, SMP POSIX and Linux operating systems. Other tools include a deep learning compiler that produces highly optimized code from trained neural networks provided under the standard Caffe, TensorFlow and ONNX formats. In the EPI Automotive Stream, the MPPA3 processor will be used in the Intermediate Refernece Platform (IRP) to support sofware development and performance analysis of ADS functions until the first iteration of the GPP is available.

--content--
--date--

--title--

--excerpt--
--date--

Live News

Supercomputing may be over, but our November still has some conference-y gems! 💎 Another DL at IEEE Sensors by @Unipisa's Sergio Saponara, and then a #PhD #workshop, with UNIPI, @BSC_CNS Jesus Labarta and @NUSingapore's John Gustafson! 😎 Look here👇 https://t.co/mQy6TuqZhI
24/11/2020 9:03 am
Working towards a common goal: 🇪🇺 ["exascale machine with a European tech footprint,and to provide HPC access to researchers in every participating European country; ensure that HPC experience is raised in countries that haven’t been in a position to do this adequately before."] https://t.co/RMcNsBZ7Jr
19/11/2020 2:50 pm

EPI and European Exascale Projects at Supercomputing

European Processor Initiative and EU exascale projects will share a virtual booth at Supercomputing2020.
2020-11-02
Second day of #exhibition at @Supercomputing, our teammates from @istecnico and @fer_unizg are starting our day at EPI's virtual booth, ready to chat with you! 🤗 Link to booth 👉 https://t.co/n7R8lzzcwC Link to our entire schedule 👉https://t.co/zO60YMufgt
18/11/2020 2:26 pm
Tomorrow, ApplePies is starting! Our colleague, Sergio Saponara from @Unipisa is General Chair, while another EPI team member, John Davis from @BSC_CNS, is giving a keynote titled "#RISCV, Enabling a Wide-Open #FutureOfHPC". See you there! 😎 https://t.co/BtCi60OI0X
18/11/2020 9:02 am
Jesus Labarta from @BSC_CNS is about to give his lecture "The RISC-V vector processor in EPI" at our #SC20 booth, hurry and join: https://t.co/Xv3FCx1RE7! @risc_v
17/11/2020 5:27 pm
Drop in at our #SC booth tomorrow: https://t.co/n7R8lzQNVc to hear our @BSC_CNS expert, Jesus Labarta, with his presentation titled "The #RISCV vector processor in EPI" 🎙️at 12 - 1 pm EST, 📆Nov 17th, 2020 https://t.co/zO60YMLQF3
16/11/2020 11:15 am
Tomorrow, the exhibition at #SC20 starts. Check out the schedule, when to talk to booth representatives of each project. Come on over for a chat! 😃☕️ https://t.co/pN0mwVcmeI
16/11/2020 8:35 am
@mnoukhiya @HPC_Guru @kehoste @F_Tessier @hpcnotes @mangoEU We hang out with the crew from @mangoEU a LOT! Can it be that the Guru has been right under our nose this whole time? 🧐😱 ##MangoesAsAService
11/11/2020 11:06 am
Thank you for following our progress! 🥳 https://t.co/wZoXuoiZ0O
10/11/2020 4:59 pm
@MontBlanc_Eu Thank you, friends! 🙂
09/11/2020 4:56 pm

European Processor Initiative: Second year of activities

The European Processor Initiative https://www.european-processor-initiative.eu/, a project with 27 partners from 10 European countries, with the goal of helping the EU achieve independence in HPC technologies, is finishing its second year of activities. The project is unveiling an updated roadmap and announcing a virtual booth at Supercomputing.
2020-11-09

Jean-Marc Denis at Korea Supercomputing Conference 2020

Jean-Marc Denis, EPI's Chairman of the Board, was invited to KSC20 as a keynote speaker with a talk titled "The European approach for exascale ages. The road toward sovereignty”.
2020-09-24

EC Sets New Ambition for Supercomputing

Ursula von der Leyen said EC would invest 8 billion € into supercomputers.
2020-09-21

EPI @ ESIWACE Virtual Workshop

Jean-Marc Denis and Jesus Labarta presented at the ESIWACE virtual workshop.
2020-07-06

V for vector: software exploration of the vector extension of RISC-V

Introduction The European Processor Initiative (EPI) is building a new central processing unit (CPU) with European technology. This CPU will bundle an accelerator, based on the open source RISC-V architecture. This accelerator will include support for the upcoming V-extension of RISC-V. At the Barcelona Supercomputing Center (BSC), we have been busy at work building software […]
2020-05-05

First EPI Forum to take place in Paris

The European Processor Initiative is announcing the first EPI Forum to take place in Paris, France, on March 16-17, 2020. In a two-day event, the consortium will host experts from HPC ecosystem, engineers, researchers and global players in the field, to attend sessions, round tables and keynote speeches from prominent executives and experts.
2020-02-25

EPI @ HiPEAC in Bologna

EPI team attended HiPEAC conference in Bologna.
2020-01-29

SiPearl, Industrial hand of EPI launches

SiPearl, EPI’s industrial and business hand, joins the EPI consortium as its 27th partner and moves into its operational phase. SiPearl and its solutions will help drive the development of the European market for high-performance computing (HPC), as well as its strategic applications such as artificial intelligence and connected mobility. SiPearl will develop and market […]
2020-01-23

European Processor Initiative: First year of activities

The project is finishing its first year with introduction of a new EPI Common Platform, an updated roadmap and presence at key events
2019-11-04
Our website uses cookies to give you the most optimal experience online by: measuring our audience, understanding how our webpages are viewed and improving consequently the way our website works, providing you with relevant and personalized marketing content. You have full control over what you want to activate. You can accept the cookies by clicking on the “Accept all cookies” button or customize your choices by selecting the cookies you want to activate. You can also decline all cookies by clicking on the “Decline all cookies” button. Please find more information on our use of cookies and how to withdraw at any time your consent on our privacy policy.
Accept all cookies
Decline all cookies
Privacy Policy