

# THE ACCELERATOR TILE OF THE EUROPEAN PROCESSOR INITIATIVE (EPAC)

JESUS LABARTA (JESUS.LABARTA@BSC.ES)



# DISCLAIMER

I grew up in HPC-Land

Personal opinions



# **EPI OBJECTIVES**



- Components (low power microprocessor technologies) ...
  - ARM based SoC
  - RISCV based accelerator
- ... to be combined to target
  - HPC
  - HPDA
  - Emerging
    - Automotive
    - ...



## **OVERALL ARCHITECTURE**





# **VISIONS AND COLLABORATIONS**



#### STX:

- Specific Accelerator devices
  - AI
  - Stencil
- RVV
  - ISA is important, RISC-V Vector
  - "Accelerator"
    - Easier entry, focus
    - ->Standard self hosted, general purpose vector SMP
- VRP:
  - Extended precision arithmetic



# **EPAC ARCHITECTURE**

#### RVV

- RV64GCV (□ 8x)
  - 2 way in order core
  - Decoupled VPU
    - 8 lanes
    - Long vectors (256 DP elements)
  - L1 MESI coherency
- CHI interface NoC
  - 1 line / cycle
- L\$2: 256KB/module
  - Allocation control mechanisms
- No in tile L\$3



#### STX

- DL and stencil specific accelerators
- Extensions to planned NTX
  - Programmable address generators
  - Iightweight RISC-V core + fat FPU + (Streaming Semantics & FREP)

#### VRP

Variable precision processors

## **HOLISTIC CO-DESIGN**





Best place to address an issue Fundamentals Balance Mindset Productivity Efficiency

## **HOLISTIC CO-DESIGN**







#### **LEVERAGE INTERFACES AND IMPLEMENTATIONS**





#### **LEVERAGE INTERFACES AND IMPLEMENTATIONS**



#### **HOLISTIC CO-DESIGN**





"As above, so below" Similar concepts/mechanisms at all levels

"Steered by a vision" "Steered by detailed insight"

#### Principles

- Balanced hierarchy
- Latency -> throughput: asynchrony &
  - Malleability and coordinated scheduling
- Homogenize heterogeneity ٠
- •







#### **BALANCED HIERARCHY**



$$10^6 = 1 \times 10^6 = 10 \times 10^5 = 10^2 \times 10^2 \times 10^2$$

Expression & exploitation of Parallelism





#### LATENCY -> THROUGHPUT: ASYNCHRONY AND OVERLAP





#### **MALLEABILITY & COORDINATED SCHEDULING**



#### **HOMOGENIZING HETEROGENEITY**





Nested tasked/workshared



Offload regular OpenMP



• ~ Big – Little cores, ....



#### **DETAILED ANALYSIS AND INSIGHT ON BEHAVIOR**



Try to avoid flying blind in the midst

#### LONG VECTORS



- Raise ISA semantic level
- Vector instructions == tasks
- "less words, more work"
- The importance of ISA
- Parallelism
- Decouple Front end back end
- Less pressure, throughput orientation
- OoO execution
- Osmotic membrane
- Convey access pattern semantics to the architecture.
- Potential to optimize memory throughput.





### **AVISPADO 220 WITH VPU**

RISCV64GCV





## **VPU: A PROCESSOR IN ITSELF**



- Hierarchical "accelerator" integration
  - Program & data served by scalar core (Coherence; ~punch tape program <sup>(C)</sup>)
  - Fine grain "offloading" of "vector tasks" (directly hardware supported)
  - Homogenized heterogeneity under single "standard" ISA interface defining program order
- Implementation
  - #FUs << VL (lanes=8, VL=256)</p>
  - Some OoO
    - Resources to overlap?
      - L/S, FU, shuffling
    - Renaming
      - 40 physical registers
  - Single ported register file
    - Large state
    - 5 banks/lane providing sufficient bandwidth for 1 op/cycle (latency/BW trading)
  - Data shuffling: directional ring





"Vitruvius: An Area-Efficient Decoupled Vector Accelerator for High Performance Computing" F. Minervini, O. Palomar. RISC-V Summit 2021

19

#### **EPAC TEST CHIP**







#### **TEST CHIP AND BOARD**

happy@epac\$ axpy 1024







Running AXPY Scalar with 1024 array elements ~25x init time: 45060 cycles while only 8x FPUs axpy scalar reference time: 23555 cylos □ Long vectors !! □ Memory Bandwidth done Result ok !!! happy@epac\$ vaxpy 1024 Running AXPY Vector with 1024 array elements init time: 45043 cycles axpy vector time: 932 cyc done Result ok !!! happy@epac\$

copy scale add triad





epac@EP	AC:~/Desktop/etc_tools-master_v20211206/etc_tools
[sudo]	password for epac:
Vaiting	for server
Vaiting	for server
Vaiting	for server
Waiting	for server
Vaiting	for server
Vaiting	for server
Connect	ion with server established!
EPAC JT	AG Console Client 0.1
Connect	ing to JTAG Console [3]
Press C	TRL+A for exit
Welco	me to EPAC TC Bring-Up Shell
user@ep	ac\$ jpeg_benchmark
JPEG s	calar reference time: 255667444 cvcles
done	
1505000	act

### **EPI SDV ECOSYSTEM**

- RISC-V cluster
  - Commercially available RISC-V platforms
  - Porting and configuring HPC software stack and increase productivity (e.g., SLURM, MPI, OpenMP, BSC tools, SDV1.2)
- SDV: RVV @ FPGA nodes
  - CI Infrastructure: Validation at "scale"
  - Software development and co-design steering
    - Test real "complex" codes @ real RTL
    - EPAC1.5 RTL improvement
    - Give to EPI partners and interested users easy access to the latest EPAC technology
    - Two step procedure





### **SYSTEM SOFTWARE @ SDV - ENVIRONMENT**

OS 



- Kernel: Efficient context switches, large pages, network drivers, PMU, DTB relocation patch,...
- Root file system: Busybox / Buildroot / Debian / Ubuntu
  - Dynamic linked libraries, package installations, start/shutdown services (LDAP, NFS)



Compiler

MPI

- Intrinsics
- Automatic vectorization



- P
- OpenMPI @ 1 GbE

# Size	Bandwidth (MB/s)	
1	0.00	
2	0.00	
4	0.00	
8	0.00	
16	0.01	
32	0.01	
64	0.02	
128	0.04	
256	0.07	
512	0.11	
1024	0.15	
2048	0.16	
4096	0.17	
# Size	Latency (us)	
# 050 MF1	Latency Test V5.8	
0	8060.92	
i	3471.22	
2	3515.94	
4	3786.58	
8	3568.45	
16	3622.08	
32	3708.37	
64	3810.36	
128	4183.88	
256	4989.66	
512	6430.31	
1024	8450.97	
2048		
	15445.54	
4096	15445.54 24106.76	

gramirez@epac:.../pt2pt\$ mpirun -np 2 --hostfile hostfile ./osu\_bw
# OSU MPI Bandwidth Test v5.8

 float complex A[n][n]; float complex temp1, temp2;			
<pre> for (int j = 0; j &lt; n; j++) {     if (x[j] != ZER0    y[j] != ZER0) {       temp1 = alpha * conjunction(creal(y[j]), cimag(y[j]));       temp2 = conjunction(creal(alpha * x[j]), cimag(alpha * x[j]));     #pragma clang loop vectorize(assume_safety)       for (int i = 0; i &lt;= j - 1; i++) A[i][i] = A[i][i] + x[i] * temp1 + v[i] * temp2; </pre>			
<pre>A[j][j] = creal(A[j][j]) + creal(&gt;     void target_inner_3d () {     for (i) {         for (j) {             for (j) {</pre>			
<pre>void SpMV_vec(double *a, long {     for (k) {         lap = LAP;         for (int row = 0; row &lt; nr             int nnz_row = ia[row +             unsigned long gvl;         })}     for (k) {         lap = LAP;         v[IDX3_l(i,j,k)] = 2.f*u[IDX3_l(i,j,k)]         -v[IDX3_l(i,j,k)] +vp[IDX3(i,j,k)]         v[IDX3_l(i,j,k)] +vp[IDX3(i,j,k)]         v]     } }} </pre>	]*lap;		
<pre>Inf law = la(rom); epi_1xf64 v_a, v_x, v_prod, v_partial_res; epi_1xi64 v_idx_row, v_three; y[row]=0.0; v_partial_res =builtin_epi_vbroadcast_1xf64(0.0, gvl); for(int colid=0; colid<nnz_row;) blocking="" mavl<br="" on="" {="">gvl =builtin_epi_vsetvl(nnz_row - colid,epi_e64, epi_m1); v_a =builtin_epi_vload_1xf64(&amp;a[idx+colid], gvl); v_idx_row =builtin_epi_vload_1xi64(&amp;ja[idx+colid], gvl); v_idx_row =builtin_epi_vbroadcast_1xi64(&amp;ja(idx+colid], gvl); v_idx_row =builtin_epi_vbroadcast_1xi64(x, v_idx_row, gvl); v_x =builtin_epi_vbroadcast_1xi64(v, v_idx_row, gvl); v_prod =builtin_epi_vfmul_1xf64(v_a, v_x, gvl); v_partial_res =builtin_epi_vfredsum_1xf64(v_prod, v_partial_res, gvl); colid += gvl; } y[row] +=builtin_epi_vgetfirst_1xf64(v_partial_res,gvl); } </nnz_row;)></pre>			
HD NAS Ethernet HCA Ethernet Uside World Ethernet			



RVV = RISC-V with Vector Extension Support Vector support is provided through:

- Inline intrinsics
- Auto-vectorization by the compiler

Current FPGA implementation 1 core @ 50 MHz Expect to scale to dual/quad core by end of 2022 Full linux support

More info: <u>https://repo.hca.bsc.es/gitlab/epi-public/risc-v-vector-simulation-environment</u>



### **SDV – VECTOR PERFORMANCE**









![](_page_24_Figure_6.jpeg)

![](_page_24_Figure_7.jpeg)

![](_page_24_Figure_8.jpeg)

![](_page_25_Figure_0.jpeg)

![](_page_25_Figure_1.jpeg)

![](_page_26_Figure_0.jpeg)

![](_page_27_Figure_0.jpeg)

### THE IMPORTANCE OF A VISION

![](_page_28_Picture_1.jpeg)

- RISC-V: also an option for HPC
- Holistic throughput oriented vision based on long vectors and task based models
- Hierarchical concurrency and locality exploitation
  - Not massive concurrency at a given level
  - Push behaviour exploitation to low levels
- Co-ordination between levels
- Make it all look very close to classical sequential programming to ensure productivity

![](_page_28_Figure_9.jpeg)

![](_page_28_Picture_10.jpeg)

![](_page_29_Picture_0.jpeg)

#### **QUESTIONS?**

www.european-processor-initiative.eu
<u> @EuProcessor</u>
in European Processor Initiative
European Processor Initiative

![](_page_30_Picture_0.jpeg)

# **EPI PARTNERS**

![](_page_30_Figure_2.jpeg)

![](_page_31_Picture_0.jpeg)

## **EPI FUNDING**

![](_page_31_Figure_2.jpeg)

This project has received funding from the European High Performance Computing Joint Undertaking (JU) under Framework Partnership Agreement No 800928 and Specific Grant Agreement No 101036168 EPI-SGA2. The JU receives support from the European Union's Horizon 2020 research and innovation programme and from Croatia, France, Germany, Greece, Italy, Netherlands, Portugal, Spain, Sweden, and Switzerland. The EPI-SGA2 project, PCI2022-132935 is also co-funded by MCIN/AEI /10.13039/501100011033 and by the UE NextGenerationEU/PRTR.

![](_page_31_Picture_4.jpeg)