


Towards Reconfigurable Accelerators in HPC: Designing a Multipurpose eFPGA Tile for Heterogeneous SoCs




Hotfilter, T.¹; Kreß, F. ¹; Kempf, F. ¹; Becker, J. ¹; de Haro, J. ²; Jimenez-Gonzalez, D. ²;
Moreto, M. ²; Alvarez, C. ²; Labarta, J. ²; Baili, I. ³

Path to a well-fitting eFPGA for EPI


• Research challenges

- Stick to the 1% area budget
- Ability to host both architectures
- Keep flexibility for future use cases



• Results

- 38 x 40 eFPGA shape
- Static power: 1,74 mW (7nm Process)
- CNN: Face recognition in 150 ms
- Picos: near perfect scalability
- Enough and diverse resources for future architectures



Parameter	Amount	Util. CNN	Util. Picos
LUT6	9632	78%	51%
FFs	12086	72%	29%
DSPs	52	92%	0%
Memories	80 (2Kx16)	5%	46%
f_{\max}		159 MHz	100 MHz