

Barcelona Supercomputing Center Centro Nacional de Supercomputación



RISC-V in Europe: The Road to an Open Source HPC Stack

John D. Davis, Ph.D.

3/2022

Overview

- BSC Background
- The HPC Vision
- RISC-V HPC Research in Europe
- Concluding thoughts



Barcelona Supercomputing Center Centro Nacional de Supercomputación

BSC-CNS objectives



Supercomputing services to Spanish and EU researchers



R&D in Computer, Life, Earth and **Engineering Sciences**



PhD programme, technology transfer, public engagement

BSC-CNS is a consortium that includes



Center	
Centro Nacional	de Supercomputación

Spanish Government	60%	CONTRACTOR OF THE OWNER
Catalan Government	30%	Generalitat de Catalunya Departament d'Empresa i Coneixement
Univ. Politècnica de Catalunya (UPC)	10%	UNIVERSITAT POLITÈCNICA DE CATALUNYA BARCELONATECH

Mission of BSC Scientific Departments



To influence the way machines are built, programmed and used: programming models, performance tools, Big Data, Artificial Intelligence, computer architecture, energy efficiency



To understand living organisms by means of theoretical and computational methods (molecular modeling, genomics, proteomics)



entro Nacional de Supercomputacion



To develop and implement global and regional state-of-the-art models for shortterm air quality forecast and long-term climate applications



To develop scientific and engineering software to efficiently exploit super-computing capabilities (biomedical, geophysics, atmospheric, energy, social and economic simulations)

MareNostrum 4

Total peak performance: 13.9 Pflops

General Purpose Cluster:	11.15 Pflops	(1-07-2017)
CTE1-P9+Volta:	1.57 Pflops	(1-03-2018)
CTE2-Arm V8:	0.65 Pflops	(12-2019)
CTE3-AMD:	0.52 Pflops	(12-2019)

MareNostrum 1 2004 – 42.3 Tflops 1st Europe / 4th World New technologies

Ð

MareNostrum 2 2006 – 94.2 Tflops 1st Europe / 5th World New technologies MareNostrum 3 2012 – 1.1 Pflops 12th Europe / 36th World MareNostrum 4 2017 – 11.1 Pflops 2nd Europe / 13th World New technologies

HPC Today

- Europe has led the way in defining a common open HPC software ecosystem
- Linux is the de facto standard OS despite proprietary alternatives
- Software landscape from Cloud to IoT already enjoys the benefit of open source
- Open source provides:
 - A common platform, specification and interface
 - Accelerates building new functionality by leveraging existing components
 - Lowers the entry barrier for others to contribute new components
 - Crowd-sources solutions for small and larger problems
- What about Hardware and in particular, the CPU?





BSC and the EC



Final plenary panel at ICT - Innovate, Connect, Transform conference, 22 October 2015 Lisbon, Portugal.

the transformational impact of excellent science in research and innovation

"Europe needs to develop an entire domestic exascale stack from the processor all the way to the system and application software"

Mateo Valero, Director of Barcelona Supercomputing Center Director of Barcelona Supercomputing Center, Mateo Valero, makes a pledge for developing a strong HPC ecosystem.

Published on 12/04/2016

Europe has the competence and skills to engage in the global competition towards Exascale Supercomputing. To fully benefit from the opportunities of the digital single market, Europe must strengthen the fundamental research on which digital transformation is based and build a stronger European High Performance Computing (HPC) ecosystem. In a <u>quest blog post</u> on Commissioner Günther Oettinger's website Mateo

Günther Oettinger's <u>website</u> Mateo Valero stresses the need for Europe to join the race towards Exascale supercomputing. According to him, there is an open window of opportunity for the High Performance Computing (HPC) development that would stimulate scientific breakthroughs and have tremendous impact on society and industry.



< Share

The European Commission and HPC



European Commission President Jean-Claude Juncker

"Our ambition is for Europe to become one of the top 3 world leaders in high-performance

computing by 2020"

Paris, October 2015





Thierry Breton < @ThierryBreton

Keeping up in the international technological race is our priority for this #DigitalDecade

Together with #data and #connectivity, #supercomputing is at the forefront of our digital sovereignty

Europe has both the know-how and the political will to play a leading role $\overleftarrow{}$







Why Open Source Hardware?

Software: Leverage a large ecosystem compatible across implementations **Security**: A fully auditable collection of IPs: processors, accelerators, etc. **Safety**: No black-boxes

SWaP & Customization: SW/HW co-design for exact feature match

Performance: State-of-the-art implementations

- **No vendor lock-in**: Ecosystem to enable custom develop from SME to large enterprise
- **Sovereignty**: Freedom of access and implementation from design to production
- **Open Collaboration**: Faster time to market, community, leverage existing open source



RISC-V Ecosystem



More than 2,200 RISC-V Members across 70 Countries

.000	102 Chip SoC, IP, FPGA	4 Systems ODM, OEM
600	4 1/0	13 Industry
1200	Memory, network, storage	Cloud, mobile, HPC, ML, automotive
· · · · · · · · · · · · · · · · · · ·	17 Services	98 Research
800	Fab, design services	Universities, Labs, other alliances
400 ——	42 Software	1 000 Lindividuale
	Dev tools, firmware, OS	r,900+ mulvidual5
0 Q3 2015	Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 2015 2016 2016 2016 2016 2017 2017 2017	RISC-V engineers and advocates Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 7 2018 2018 2018 2019 2019 2019 2020 2020 2020 2021 2021



RISC-V membership grew 133% in 2020. In 2021, RISC-V membership has already doubled.

HPC Tomorrow

- Europe can lead the way to a completely open SW/HW stack for the world
- RISC-V provides the open source hardware alternative to dominating proprietary non-EU solutions
- Europe can achieve complete technology independence with these foundational building blocks
- Currently at the same early stage in HW as we were with SW when Linux was adopted many years ago
- RISC-V can unify, focus, and build a new microelectronics industry in Europe.





RISC-V Research in Europe



Centro Nacional de Supercomputación

HPC Open Source Software for Open Source Hardware





General Purpose Processor

Building Open European CPUs & Accelerators Production



The European Processor Initiative

The European Processor Initiative (EPI) under the SGA1 of the Framework Partnership Agreement (FPA: 800928), to design and implement a roadmap for a new family of low-power European processors for extreme scale computing, high-performance Big-Data and a range of emerging applications.

- History: Remember MontBlanc? BSC leads the RISC-V HPC accelerator development
- Consortium (SGA1):

28 partners from 10 European countries to Coordinate: Bull SAS (France)

- **Budget**: €80M (100% funded)
- Duration: 36 months (01/12/2018-31/12/2021)
- 5 Streams (4 Technical and 1 Management/Exploitation/C&D)



EPAC architecture

Center

Centro Nacional de Supercomputación

- Objective: Develop & demonstrate fully European processor IPs based on the RISC-V ISA. Build on existing EU IP, leverage EU background and vision
- Provide a very low power and high computing throughput accelerator for HPC & Emerging -> Automotive



EPAC V1.0, GF22FDX

- Chip fabrication Q2 2021
- Final Top level chip floorplan
- Total area:
 - 5943 X 4593 um²
 - (27.297 mm²)





EPI SGA2

- Next generation
 - January 2022 December 2024
 - 31 partners
 - GPP and RISC-V Accelerators
 - COMING SOON:
 - EPAC V1.5
 - EPAC V2.0



Rebuilding the European CPU Industry





Lagarto: First RISCV Tapeout (2019)

- Target design:
 - Simple in-order core with 5 stages, single issue
 - 16KB L1 caches, 64KB L2 cache, TLB
 - Memory controller on the FPGA side via packetizer
 - Debug ring via JTAG
 - Target technology: TSMC 65nm, area fits in 2.5mm2
- Fabrication and bringup
 - Submitted in May 2019
 - Samples received in Sep 2019
 - Bringup with custom PCB in Oct 2019
 - Linux boot in Dec 2019







L2



DVINO: 2nd Lagarto Tapeout (2021)

- DRAC Vector IN-Order (DVINO) processor details:
 - Lagarto M20 scalar pipeline, 5-stage, in-order, RV64IMA
 - Hydra 2-lane (VPU-DRAC-1.0), 4096-bit vector length
 - Intenal PLL. DVINO can run at 600, 400, 300 and 200MHz
 - In-house L1 instruction cache and PMU
 - L1 data and L2 caches from lowRISC 0.2
 - Multiple contr: JTAG, UART, SPI, VGA, SDRAM and Hyperram.
 - In-house JTAG-based debug-ring
 - Technology node: TSMC 65nm (Europractice)
 - Area: 8.6mm2









Sargantana Tapeout (Feb 2022)

- Sargantana in-order processor details:
 - Lagarto Hun pipeline, 7-stage, in-order, RV64IMAFD (RV64G)
 - Support for floating point operations (single and double precision)
 - Integer SIMD VPU, 128-bit vector length, custom instructions
 - Internal PLL. Sargantana can run above 1.3GHz
 - Multiple controllers: JTAG, UART, SPI, SerDes, and Hyperram
 - In-house L1 instruction cache and PMU
 - L1 data and L2 caches from lowRISC 0.2
 - In-house JTAG-based debug-ring
 - Technology node: GF 22nm (Europractice)
 - Area: 2.9mm2











ROVIRA I VIRGIL



Rebuilding the European CPU Industry





MEEP: MareNostrum Experiment Exascale Platform

MEEP is a flexible FPGA-based emulation platform that will explore hardware/software co-designs for Exascale Supercomputers and other hardware targets, based on European-developed IP. The project provides two functions:



An evaluation platform of pre-silicon IP and ideas, at speed and scale.





MareNostrum Experimental Exascale Platform



The MEEP project has received funding from the European High-Performance Computing Joint Undertaking Joint Undertaking (JU) under grant agreement No 946002. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Spain, Croatia, Turkey.

MEEP will enable software development, accelerating software maturity, compared to the limitations of software simulation. IP can be tested and validated before moving to silicon, saving time and money.









Technical structure







Rebuilding the European CPU Industry

Production



eProcessor Stack

Barcelona

Center



eProcessor System diagram



Rebuilding the European CPU Industry





The EUPILOT at a Glance

- Design, build, and validate the first EU-based pre-exascale accelerator system for HPC and ML/AI
- Maximal use of technologies with European assets, end-to-end
- Stimulate European collaboration in HPC
- Use Open Source technologies for HPC in software, systems and hardware, e.g RISC-V, Open Compute, ...
- HW/SW Co-design for greater performance and efficiency
- Three streams: Software, Hardware, Systems
- 19 Partners



System Overview

Accelerator Chips



Barcelona Supercomputing Center Centro Nacional de Supercomputación

The European PILOT Accelerator Architecture



Software Stack

BSC

Center

Centro Nacional de Supercomputación



EUPIL

Rebuilding the European CPU Industry





Recap: RISC-V in RESEARCH

- 2019: What is Open Source Hardware??
- 2020: Open Source Hardware
- 2021: RISC-V? Roadmap?
 - November roadmap report
 - Horizon Europe Work Programme 2021-22:
 - Open Source Hardware (OSH) appears 6 times
 - CSA Roadmap
- 2022: Build RISC-V!!!
 - KDT JU Work Programme 2021 v13:
 - RISC-V appears 25 times
 - OSH appears 2 times

• More to come!







Barcelona Supercomputing Center Centro Nacional de Supercomputación



Thank you

john.davis@bsc.es