

EPI EPAC1.0 RISC-V Test Chip Samples Delivered

Another step closer to demonstrate the capabilities of a RISC-V based European microprocessor

EU, 22.09.2021.

The European Processor Initiative (EPI) <https://www.european-processor-initiative.eu/>, a project with 28 partners from 10 European countries, with the goal of making EU achieve independence in HPC chip technologies and HPC infrastructure, is proud to announce that EPAC1.0 RISC-V Test Chip samples were delivered to EPI and initial tests of their operation were successful.

One key segment of EPI activities is to develop and demonstrate fully European-grown processor IPs based on the RISC-V Instruction Set Architecture, providing power-efficient and high-throughput accelerator cores named EPAC (European Processor Accelerators).


EPAC combines several accelerator technologies specialized for different application areas. The test chip, shown in the figure below, contains four vector processing micro-tiles (VPU) composed of an Avispado RISC-V core designed by SemiDynamics and a vector processing unit designed by Barcelona Supercomputing Center and the University of Zagreb. Each tile also contains a Home Node and L2 cache, designed respectively by Chalmers and FORTH, that provide a coherent view of the memory subsystem. The chip also includes two additional accelerators: the Stencil and Tensor accelerator (STX) designed by Fraunhofer IIS, ITWM and ETH Zürich, and the variable precision processor (VRP) by CEA LIST. All accelerators on the chip are connected with a very high-speed network on chip and SERDES technology from EXTOLL.

The 143 packaged EPAC test chip samples were fabricated in GLOBALFOUNDRIES 22FDX low-power technology, have an area of 26.97mm², 14 million placeable instances (93M Gate Equivalent) including 991 memory instances, are packaged in FCBGA with 22x22 balls and have a target frequency of 1GHz.



Figure 1 EPAC test samples

Initial bring-up was successful and EPAC executed its first bare metal program sending the traditional "Hello World!" greetings in different languages to EPI consortia and the world!



```
carv@bouklas: ~/Desktop/bringup
Read 0x00000007130 = 0x20202020230a3a73
Read 0x00000007138 = 0x2323232320202020
Read 0x00000007140 = 0x2320202020230a23
Read 0x00000007148 = 0x2020202020232020
Read 0x00000007150 = 0x2320202020230a23
Read 0x00000007158 = 0x2020202020202020
Read 0x00000007160 = 0x2323232323230a23
Read 0x00000007168 = 0x2323232323202023
Read 0x00000007170 = 0x202320202020200a
Read 0x00000007178 = 0x20202020200a2320
Read 0x00000007180 = 0x2020200a23202023
Read 0x00000007188 = 0x2323232020232020
Read 0x00000007190 = 0x6f540a0a23232323
Read 0x00000007198 = 0x6c637043206c6174
Read 0x000000071a0 = 0x34332203d207365
Read 0x000000071a8 = 0x000000000a3533

Read String:
EPAC says:

Hello World!
Hola Moni!
Hallo Welt!
Bonjour Monde!
Ciao Mondo!
Geia Sou Kosme!
Hej Var'lden!
Pozdrav Svijete!
Ola Mundo!
Hallo Wersld!
Hola Mundo!
Salut Lume!
Selam Dunya!
Noien Welt!
Samubona mh'labai!
Sulhad Ambar!
Qo' wivani!
Force Be With You World!

The answer you are looking for is:
# #####
# # #
# # #
#####
# #
# #
# #####

Total Cycles = 23435
carv@bouklas:~/Desktop/bringup_20210916/tools_new/bringup_20210916$
```

Figure 2 Hello World! screenshot

The outlook

EPI will continue to develop, optimize and validate different IP blocks and demonstrate features and performance of those thus creating an EU HPC IP ecosystem and make it available to the processor and accelerator industry and academia to create globally competitive production class building blocks for the next generation HPC systems.

About EPI

The European Processor Initiative (EPI) is a project currently implemented under the first stage of the Framework Partnership Agreement signed by the Consortium with the European Commission (FPA: 800928), whose aim is to design and implement a roadmap for a new family of low-power European processors for extreme scale computing, high-performance Big-Data and a range of emerging applications.