# **EUROPEAN PROCESSOR INITIATIVE**







### FRAMEWORK PARTNERSHIP AGREEMENT IN EUROPEAN LOW-POWER MICROPROCESSOR TECHNOLOGIES



THIS PROJECT HAS RECEIVED FUNDING FROM THE EUROPEAN UNION'S HORIZON 2020 RESEARCH AND INNOVATION

PROGRAMME UNDER GRANT AGREEMENT NO 826647





# **EPIOVERVIEW AND INTRODUCTION**

FABRIZIO MAGUGLIANI (E4 COMPUTER ENGINEERING) ON BEHALF OF THE WHOLE AWESOME EPI TEAM





### **EU EXASCALE HPC STRATEGY**

- March 2017, Rome: EC launched the *EuroHPC declaration*
- November 2018, EuroHPC Joint Undertaking, a 1 billion Euro joint initiative between the EU and European countries to develop a World Class Supercomputing Ecosystem in Europe
- Oct 2020: 32 participating countries











## **EUROPE'S AMBITION: EUROHPC JU**

- Developing a new European supercomputing ecosystem: HPC systems, network, software, applications, access through the cloud
- Making HPC resources available to public and private users, including SMEs.
- Stimulating a technology supply industry









### **28 PARTNERS FROM 10 EU COUNTRIES**



## HTTPS://WWW.EUROPEAN-PROCESSOR-INITIATIVE.EU/



Copyright © European Processor Initiative 2021. Forum Teratec 2021

#### **EPI OBJECTIVES**

- Overall: Develop a complete EU designed high-end microprocessor, addressing Supercomputing and edge-HPC segments
- Short-term objective
  - supply the EU-designed microprocessor to empower the EU Exascale machines
- Long-term objective
  - Europe needs a sovereign (=not at risk of limitation or embargo by non-EU countries) access to high-performance, low-power microprocessors, from IP to products
- EPI has been set to fulfil this objective
- EPI has to cover all Technical Readiness levels (TRL)
  - TRL 1-3 are for long-term objectives (EU IP)

 $*and^*$ 

TRL 4-9 are for short to mid-term objectives (decade) with products designed in EU









# **EPICOMMON PLATFORM**



## **HETEROGENEOUS INTEGRATION**

- Allows integration of customized functions in chip, in package, on board, or over PCIe or network link
- EPI Accelerators work in I/O coherent mode and share the same memory view. Single or dual chiplet package for power efficient sizing
- Designing for high Byte/FLOP ratio
- HBM2e, DDR5 and PCIe gen5
- Coherent NoC with system level cache to keep data local
- D2D interface open to EPI (and beyond)



European Processor Initiative



## COMMON PLATFORM TO HARMONIZE THE HETEROGENEOUS COMPUTING ENVIRONMENT

#### Computing Units

- Arm Scalable Vector Extension
- MPPA Multi-Purpose Processing Array
- EPAC RISC-V based Accelerators
- eFPGA embedded FPGA





European Processor Initiative

Copyright  $\ensuremath{\mathbb{C}}$  European Processor Initiative 2021. Forum Teratec 2021

22-23-24 JUNE

#### **EPAC TEST CHIP**



- Avispado processor core
- Vector Processing Unit (VPU)
- L2 cache and home node
- AMBA CHI cross-point







#### **MULTICORE LINUX BOOT**



#### carv@amaksi: ~

								carv@amaksi: ~ 119x52
Mem: 3	10668K	used	, 1009884K	free,	0K	shrd,	0K b	ouff, 4752K cached
CPU0:	1.6%	usr	4.3% sys	0.0%	nic	93.9%	idle	e 0.0% io 0.0% irq 0.0% sirq
CPU1:	0.0%	usr	0.0% sys	0.0%	nic	100%	idle	e 0.0% io 0.0% irq 0.0% sirq
CPU2:	0.0%	usr	0.0% sys	0.0%	nic	100%	idle	e 0.0% io 0.0% irq 0.0% sirq
CPU3:	0.0%	usr	0.0% sys	0.0%	nic	100%	idle	e 0.0% io 0.0% irq 0.0% sirq
Load a	average	e: 0.2	29 0.08 0.0	93 1/4	10 71			
PID	PPID	USER	STAT	VSZ	%VSZ	CPU 9	*CPU	COMMAND
71	70	root	R	948	0.0	Θ	1.3	top
10	2	root	IW	Θ	0.0	Θ	0.0	[rcu_sched]
70	69	root	S	952	0.0	3	0.0	/bin/bash
69	1	root	S	944	0.0	2	0.0	bash -c while true; do /bin/bash;
1	Θ	root	S	940	0.0	Θ	0.0	init
32	2	root	IW	Θ	0.0	Θ	0.0	[kworker/0:1-eve]
28	2	root	SW	Θ	0.0	1	0.0	[kdevtmpfs]
2	Θ	root	SW	Θ	0.0	1	0.0	[kthreadd]
7	2	root	IW	Θ	0.0	2	0.0	[kworker/u8:0-ev]
33	2	root	IW	Θ	0.0	2	0.0	[kworker/2:1-mm_]
39	2	root	IW	Θ	0.0	1	0.0	[kworker/1:1-mm_]
11	2	root	SW	Θ	0.0	Θ	0.0	[migration/0]
13	2	root	SW	Θ	0.0	1	0.0	[cpuhp/1]
12	2	root	SW	Θ	0.0	Θ	0.0	[cpuhp/0]
14	2	root	SW	Θ	0.0	1	0.0	[migration/1]
16	2	root	IW	Θ	0.0	1	0.0	[kworker/1:0-mm_]
17	2	root	IW<	Θ	0.0	1	0.0	[kworker/1:0H]



### COMMON PLATFORM TO HARMONIZE THE HETEROGENEOUS COMPUTING ENVIRONMENT



European Processor Initiative

epi

\* \* \* Copyright © European Processor Initiative 2

22-23-24 JUNE



#### **SDV & SYSTEM SOFTWARE PROGRESS**

#### SDV3.1

- Run of a benchmark suite on top of Linux
- Setup of a Continuous Integration environment to allow further RTL development
- Run of STREAM and HPCG in preparation to the review
- Refinement of a performance model to be integrated in MUSA to emulate SDV3.1 and EPAC
- First touch with performance counters @ Avispado





## **EPI ROADMAP**



European Processor Initiative 2021. EPI Tutorial/HiPEAC 2021, Virtual Event/18-01-2021

#### **EPI ROADMAP**



#### EPI Phase 1







# CONCLUSION





#### CONCLUSION

- Future science, technologies and applications require processing of vast amount of data and there is a large need for efficient HPC
- HPC provides needed competitiveness for industry and society
- The expertise for developing high-end and complex processing units in Europe, after decades of dis-investment
- The European Processor Initiative aims to provide an EU HPC processor, accelerators and system/application design for exascale HPC systems in Europe and around the globe





- www.european-processor-initiative.eu
- <u>@EuProcessor</u>
- n <u>European Processor Initiative</u>

European Processor Initiative





## **THANK YOU**



European Processor Initiative 2021. EPI Tutorial/HiPEAC 2021, Virtual Event/18-01-2021