

An Insight into Kalray's OpenCL™ High Performance Implementation



Sébastien Le Duc Software Engineering Director KALRAY

- 1. Kalray in a Nutshell
- 2. MPPA® Architecture Overview
- 3. KAF™: Kalray Acceleration Framework
- 4. Mapping OpenCL™ on the MPPA® Architecture
- 5. OpenCL™ on MPPA® Usage
- 6. Conclusion



KALRAY IN A NUTSHELL

Kalray offers a new type of processor targeting the booming market of intelligent systems.

A Global Presence

- France (Grenoble, Sophia-Antipolis)
- USA (Los Altos, CA)
- Japan (Yokohama)
- Canada (Partner)
- China (Partner)
- South Korea (Partner)



Leader in Manycore Technology

3rd generation of MPPA* processor

~**€100**m R&D investment

30

Patent families

Industrial investors











- Public Company (ALKAL)
- Support from European Govts
- Working with 500 fortune companies

*Financial investors: CEA Investissement, Bpifrance, ACE, INOCAP Gestion, Pengpai



INTELLIGENT SYSTEMS / EDGE COMPUTING At the Heart of Next Decade Industry



Next Gen.

Data Center

Compute and AI Intensive Critical Systems





MPPA® Processors

PCIe Cards & Modules

Acceleration Solutions for Storage,
Networking and Compute



KALRAY'S OpenCL CONFORMANCE

Kalray reached OpenCL™ conformance end of 2020 on Coolidge™ MPPA® processor, 3rd generation of MPPA® intelligent processor

What it brings to Kalray?

 Makes MPPA® adoption easy for developers

What it brings to our customers?

- Re-use of legacy code
- Efficient, open, portable, known and exstensible programming model
- Ease of finding high qualified engineers
- Flexibility for porting from one hardware architecture to another
- Long term maintenance
- Rapid prototyping up to productization...





- 1. Kalray in a Nutshell
- 2. MPPA® Architecture Overview
- 3. KAF™: Kalray Acceleration Framework
- 4. Mapping OpenCL™ on the MPPA® Architecture
- 5. OpenCL™ on MPPA® Usage
- 6. Conclusion




MPPA® COOLIDGE™ SCALABLE APPROACH









MANYCORE PROCESSOR

- 80 or 160 CPU cores (SiP)
- Frequency: from 600 to 1200 MHz

System Interconnects

- AXI
- NoC

Interfaces

- 2x 100Gb/s Ethernet
- PCIe GEN4 x16

COMPUTE CLUSTER

- 16 CPU 64-bit cores
- 16 Co-processors
- 1 x Safety/Security 64-bit core

Memory Hierarchy

- L1 data caches coherent between all cores. of a compute cluster
- 4MB local memory that can be configured as either local memory or L2\$ (4:0, 3:1, 2:2)

3RD GENERATION VLIW CORE

- 64-bit core
- 6-issue VLIW architecture
- MMU + I&D L1 cache (16KB+16KB)
- 16-bit/32-bit/64-bit IEEE 754-2008 FPU
- Vision/ML Co-processor (TCA)



Page 7

- 1. Kalray in a Nutshell
- 2. MPPA® Architecture Overview
- 3. KAF™: Kalray Acceleration Framework
- 4. Mapping OpenCL™ on the MPPA® Architecture
- 5. OpenCL™ on MPPA® Usage
- 6. Conclusion




KAF™: KALRAY ACCELERATION FRAMEWORK

Easy Integration with Host System



KAF™, for easy integration with host system



- Direct programming on MPPA® supported through OpenCL™ and OpenMP dispatch with OpenCL™
- OpenCL[™] used as backend offloading API by KAF[™] libraries and KaNN[™] ML compiler




- 1. Kalray in a Nutshell
- 2. MPPA® Architecture Overview
- 3. KAF™: Kalray Acceleration Framework
- 4. Mapping OpenCL™ on the MPPA® Architecture
- 5. OpenCL™ on MPPA® Usage
- 6. Conclusion



OpenCL™ PLATFORM MODEL


The OpenCL™ Platform Model

- **Topology**: A Host is connected to one or several OpenCL[™] devices
- Host: Processor on which the applications / middleware run
- OpenCL Device: One or more compute units
- Compute units: One or more processing elements
- Sub-device: Subset of compute units of the parent device
- Control flow: Can be either converged or diverged



Mapping to the MPPA®


- **Topology**: MPPA® PCIe board used as compute accelerator
- Host: Intel x86 or ARM
- OpenCL™ device: The MPPA®
- Compute units: MPPA® clusters
- Processing elements: MPPA® cores
- Sub-device: Subset of clusters
- · Control flow: Diverged



OpenCL™ EXECUTION MODEL


Definition of Execution Model

- Host: Executes the host program
- OpenCL device: Executes the compute kernel
- Work-item: One of the parallel executions of the kernel function
- Work-group: A group of work-items that execute on a single compute unit
- NDRange kernel: The index space for work-item parallel executions



Mapping to the MPPA®

- **Host:** Intel x86 or ARM
- OpenCL™ device: MPPA®
- Work-item: Executes on one MPPA® core
- Work-group: Executes on one MPPA® cluster
- NDRange: Device or sub-device




OpenCL™ MEMORY MODEL

Definition of Memory Model


OpenCL™ Device Memory consists of 4 memory regions:

- Global: Read/write access to all work-items in all work-groups on any device.
- **Constant:** A region of global memory that remains constant during the execution of a kernel instance
- Local: A memory region local to a work-group
- Private: A memory region private to a work-item



Mapping to the MPPA®

- Global / Constant: MPPA® DDR
- Local: Per cluster shared segment in cluster local memory
- Private: Per core private segment in cluster local memory





OpenCL™ C: MAPPING TO THE MPPA®

MPPA® is a DMA-based architecture

DMA transfers exposed thru OpenCL™ C async copy built-in functions

- cl khr extended async copies: 2D/3D async copies
- cl_khr_async_workgroup_copy_fence: ordering of async copy operations
- Kalray vendor extensions: async work item copy functions, more 2D/3D extensions

MPPA® supported data types

- cles khr int64: 64-bit integers
- cl_khr_fp16: 16-bit floats
- cl khr fp64: 64-bit floats
- OpenCL C vector types and vector math built-in functions: MPPA extensive SIMD support
- Kalray vendor extension: tensor data type and associated built-in functions

MPPA® atomic operations

- OpenCL C 2.0 scoped atomic functions



OpenCL™ PROGRAMMING: MPPA® vs GPU

GPU

GPUs have a SIMT architecture

- Execution of kernels based on warps: group of threads that all execute the same instruction in lockstep manner
- · Warp divergence cost is usually high
- DDR latency hidden by hardware hyper-threading and hardware scheduling of warps

Consequence of OpenCL™ kernels written with GPU in mind:

- Small work-item functions that process one point of the index space
- Direct access to global (DDR) memory

MPPA®

MPPA® has a clustered Many-core architecture with SIMD cores

- · No divergence cost
- DMA based architecture: to achieve high performance, data in DDR must be copied to local cluster memory before processing it
- · Amount of local cluster memory much higher than on a GPU

Consequence of OpenCL™ kernels

- OpenCL™ code written with GPU in mind will be functional on the MPPA®
- Better to have bigger work-item functions that process several data points
- Better to use OpenCL[™] async workgroup copy built-in functions to copy data to local cluster memory



- 1. Kalray in a Nutshell
- 2. MPPA® Architecture Overview
- 3. KAF™: Kalray Acceleration Framework
- 4. Mapping OpenCL™ on the MPPA® Architecture
- 5. OpenCL™ on MPPA® Usage
- 6. Conclusion



OpenCL™ ON MPPA®: SUPPORTED FEATURES

HOST API: Based on OpenCL™ 1.2 Embedded Profile + Extensions

- Conformance achieved for OpenCL™ 1.2 Embedded Profile
- No Image support (optional in OpenCL)

Standard Extensions supported

- cles_khr_int64: 64-bit integers
- cl_khr_fp16: 16-bit floats
- cl_khr_fp64: 64-bit floats
- cl_khr_extended_async_copies: 2D/3D async copies
- cl_khr_async_workgroup_copy_fence: Ordering of async copy operations


Kalray Extensions


- Buffer flags
 - Allocation of OpenCL™ buffer in any of the clusters' local memory
 - Allocation of OpenCL™ Buffers in memory region suitable for PCle peer-to-peer
- OpenMP dispatch from OpenCL (see next slide)
- Async copy extensions
 - Async_work_item_copy functions: similar to async_workgroup_copy but not synchronizing
 - More 2D/3D extensions




OpenMP DISPATCH FROM OpenCL™


- OpenCL[™] used to execute one WI on CoreO of each cluster
- OpenMP used to parallelize within the cluster















MPPA®

MPPA® PARTITIONING



The MPPA® can be partitionned:

- at boot time
- or at runtime into several isolated accelerators.



- 1. Kalray in a Nutshell
- 2. MPPA® Architecture Overview
- 3. KAF™: Kalray Acceleration Framework
- 4. Mapping OpenCL™ on the MPPA® Architecture
- 5. OpenCL™ on MPPA® Usage
- 6. Conclusion



ACKNOWLEDGEMENTS

This work was performed in the scopes of the ES3CAP research project, under the Bpifrance Invest for the Future Program (Programme d'Investissements d'Avenir — PIA), and the European Union's Horizon 2020 Research and Innovation programme, European Processor Initiative, under grant agreement N°826647













Thank You

180, avenue de l'Europe 38 330 Montbonnot, France Phone: +33 (0)4 76 18 90 71





4962 El Camino Real Los Altos, CA - USA Phone: +1 (650) 469 3729

Represented by MACNICA Inc. Strategic Innovation Group Macnica Building, No.1, 1-6-3 Shin-Yokohama Kouhoku-ku, Yokohama 222-8561, Japan

Phone: +81 45 470 9870

SUNDESK Sophia-Antipolis 930 route des Dolines 06560 Valbonne

Phone: + 33(0) 4 76 18 09 18