# RISC-V at Barcelona Supercomputing Center

Peter Hsu, PhD

23 January 2021

Barcelona Supercomputing Center Barcelona, Spain Email: peter.hsu@bsc.es Peter Hsu & Associates, S.L.U. Barcelona, Spain Email: peter.hsu@phaa.eu


## Outline

- 1. European Processor Initiative (EPI)
  - RISC-V vector processor design, LLVM compiler, test chip
- 2. MareNostrum Experimental Exascale Platform (MEEP)
  - Multi-FPGA architecture evaluation, software stack development
- 3. Cavatools
  - Open-source software RISC-V simulator for large applications

There are more projects not covered in this talk

# EPI Program Roadmap

### **EPI Phase 1**



- **EPI Common Platform** 
  - Arm & RISC-V
  - VI Core N6
  - External IPs
  - Rhea Platform



### 2022-2023 **Cronos Family - Gen2 GPP**

**EPI Common Platform** 

Arm & RISC-V


Titan Acc


**EU Advanced HPC Pilots** 





## **1ST GENERATION EPI CHIPS**





Copyright © European Processor Initiative 2019. EPI 100 rial/Barcelona/17-07-2019




- General Purpose Processor (GPP) chip
- 6 nm, chip-let technology
- L1, L2, L3 cache subsystem + HBM + DDR

- **RISC-V Accelerator Demonstrator Test Chip**
- Only one RISC-V accelerator tile
- On-chip L1, L2 + off-chip HBM + DDR PHY
- Targets 16 DP GFLOPS per core (vector processor only)

## **EPAC ARCHITECTURE VIEW**

**ACCELERATOR TILE** 








## CONTRIBUTING **PARTNERS:**


- BSC
- Chalmers
- **E**4
- ETH Zurich
- Extoll
- FORTH
- Fraunhofer
- Semidynamics





## **EPAC ARCHITECTURE VIEW**

**ACCELERATOR TILE** 








### Up to 8 vector processors

- Vector Lanes act as tightly coupled (ISA mapped) acceleration units to the scalar core in the vector processor
- Heavily pipelined
- RISC-V vector extension compliant










## **EPAC ARCHITECTURE VIEW**








# Formerly the Europea

- FPGA infrastructure for rapid hardware architecture evaluation
- Vehicle for interactive development of software stack at reasonable speed
- Digital laboratory for hardware-software co-design, testing and evaluating future exascale accelerators and systems




Formerly the European Exascale Accelerator Project



Accelerator Architecture & RTL


- FPGA with HBM models accelerator chip lacksquare
  - Reduced number of cores/vector lanes ullet
  - Lower clock speed  $\bullet$
- Module/PCB structure models real system
  - Fewer cores/chiplets/modules  $\bullet$
  - Time-shared communication channels ullet
- Reasonable functional approximation of real system running at 1-10% real time

## **FPGA Platform**




# Software Stacks

- Real ecosystem based on MareNostrum supercomputer @ BSC
- FPGA platform for software development
- Co-design compiler/ runtime and hardware architecture
- Full system performance evaluation using real HPC applications



## Cavatools

- Software simulation toolkit for performance analysis of real applications
  - Virtual RISC-V Linux machine
  - Execution-driven pipeline simulator
  - Real-time noninvasive viewer for instruction-level stalls, cache misses
- Fast enough to evaluate new architecture running large production programs
  - 100+ MIPS on 4-core x86 laptop
- Open source




# Demo Video

Activities	SimpleScreenRecorder -	
F		peterhsu@DELL-LAPTOP: ~/TRY
peterhs	SU@DELL-LAPTOP:~/TRY\$	
J∓1 <b>▼</b>		peterhsu@DELL-LAPTOP: ~/TRY

### peterhsu@DELL-LAPTOP:~/TRY\$

Image: The second s						pete
Global	Local	Count	CPI	Ibuf	I\$	D\$
1288938923		Θ				
119738443		Θ				
11813396142		52825576	1			
17639		52825576	1			
403		52825576	1			
2866		52825576	1			
20		52825576	6.00	100%	.000%	
		52825576	1			
199		52825576	1			
35995203	18	52825576	1			
1069	16	52825576	1			
		52825576	1			
	599649320	52825576	1			
	2661489355	52825576	1			
691	224745412	52825576	1			
	471887305	52825576	1			
	2543954306	52825576	1			
11041		52825576	1			
45208		52825576	1			
640		52825576	4.00			
7876112		52825576	1			
2581		17980248	3.00			
1558		17980248	1			
6641		17980248	1			
1228037442		17980248	6.00	100%	.000%	
15799		17980248	1			
136610		17980248	1			
57331953	836	17980219	1			
41361	402	17980219	1			
5404	651	17980219	1			



# Conclusion

- RISC-V accelerator and supercomputing projects at BSC
  - EPI classical vector processor design with "V" instructions
  - MEEP FPGA emulation platform for RISC-V HPC systems
  - Cavatools software simulator for co-design evaluation of custom instruction extensions on real applications
- More RISC-V projects not presented
  - Visit www.bsc.es

Peter Hsu is a senior researcher at Barcelona Supercomputing Center (BSC) and has a consulting business Peter Hsu & Associates S.L.U. in Barcelona, Spain. He was formerly director of the European Exascale Accelerator Project at BSC. Peter has worked in the United States at Oracle Research Labs, Toshiba America, Silicon Graphics, Sun Microsystems and IBM Research. He co-founded ArtX, design firm for Nintendo GameCube graphics chip, since acquired by ATI/AMD. He was architect of the MIPS R8000 TFP microprocessor in the Silicon Graphics Power Challenge supercomputers. Dr. Hsu received his degree from the University of Illinois, Urbana-Champaign. He was visiting scholar at EPFL University in Switzerland, and the University of Wisconsin at Madison.