

# RISC-V at Barcelona Supercomputing Center

Peter Hsu, PhD

23 January 2021

Barcelona Supercomputing Center  
Barcelona, Spain  
Email: [peter.hsu@bsc.es](mailto:peter.hsu@bsc.es)

Peter Hsu & Associates, S.L.U.  
Barcelona, Spain  
Email: [peter.hsu@phaa.eu](mailto:peter.hsu@phaa.eu)

# Outline

1. European Processor Initiative (EPI)
  - RISC-V vector processor design, LLVM compiler, test chip
2. MareNostrum Experimental Exascale Platform (MEEP)
  - Multi-FPGA architecture evaluation, software stack development
3. Cavatools
  - Open-source software RISC-V simulator for large applications

There are more projects not covered in this talk

# EPI Program Roadmap

## EPI Phase 1

EPAC RISC-V Test Chip  
EPAC Test Platform

Automotive PoC

2021

2022

## EPI IPs Launch Pad

2023-2024

## Gen3 GPP Family

2024-...

## Rhea Family - Gen1 GPP

## Cronos Family - Gen2 GPP

EPI Common Platform

Arm & RISC-V

V1 Core - N6

External IPs

Rhea Platform

EPI Common Platform


Arm & RISC-V

Titan Acc

EU Advanced HPC Pilots




# 1ST GENERATION EPI CHIPS



## General Purpose Processor (GPP) chip

- 6 nm, chip-let technology
- **ARM-SVE** tiles
- L1, L2, L3 cache subsystem + HBM + DDR




## RISC-V Accelerator Demonstrator Test Chip

- 22 nm FDSOI
- Only one RISC-V accelerator tile
- On-chip L1, L2 + off-chip HBM + DDR PHY
- Targets 16 DP GFLOPS per core (vector processor only)

# EPAC ARCHITECTURE VIEW

## ACCELERATOR TILE




## CONTRIBUTING PARTNERS:

- BSC
- CEA
- Chalmers
- E4
- ETH Zurich
- Extoll
- FORTH
- Fraunhofer
- Semidynamics

# EPAC ARCHITECTURE VIEW

## ACCELERATOR TILE




- Shared L2 cache banks
- Cache coherent NoC



# EPAC ARCHITECTURE VIEW


## ACCELERATOR TILE



- Up to 8 vector processors
- Vector Lanes act as tightly coupled (ISA mapped) acceleration units to the scalar core in the vector processor
- Heavily pipelined
- RISC-V vector extension compliant

# EPAC ARCHITECTURE VIEW

## ACCELERATOR TILE




- Up to 8 Specialized Units
- The STX Units act as loosely coupled, memory mapped acceleration units to the scalar cores
- Fast single-cycle MACs in parallel



# EPAC ARCHITECTURE VIEW

## ACCELERATOR TILE




- At least one Variable Precision unit
- The variable precision co-processor act as execution unit extension to the scalar core

# MEEP


Formerly the European Exascale Accelerator Project

- FPGA infrastructure for rapid hardware architecture evaluation
- Vehicle for interactive development of software stack at reasonable speed
- Digital laboratory for hardware-software co-design, testing and evaluating future exascale accelerators and systems



# FPGA Platform


- FPGA with HBM models accelerator chip
  - Reduced number of cores/vector lanes
  - Lower clock speed
- Module/PCB structure models real system
  - Fewer cores/chiplets/modules
  - Time-shared communication channels
- Reasonable functional approximation of real system running at 1-10% real time






# Software Stacks

- Real ecosystem based on MareNostrum supercomputer @ BSC
- FPGA platform for software development
- Co-design compiler/runtime and hardware architecture
- Full system performance evaluation using real HPC applications




# Cavatoools

- Software simulation toolkit for performance analysis of real applications
  - Virtual RISC-V Linux machine
  - Execution-driven pipeline simulator
  - Real-time noninvasive viewer for instruction-level stalls, cache misses
- Fast enough to evaluate new architecture running large production programs
  - 100+ MIPS on 4-core x86 laptop
- Open source





# Demo Video



# Conclusion

- RISC-V accelerator and supercomputing projects at BSC
  - EPI — classical vector processor design with “V” instructions
  - MEEP — FPGA emulation platform for RISC-V HPC systems
  - Cavatools — software simulator for co-design evaluation of custom instruction extensions on real applications
- More RISC-V projects not presented
  - Visit [www.bsc.es](http://www.bsc.es)



Peter Hsu is a senior researcher at Barcelona Supercomputing Center (BSC) and has a consulting business Peter Hsu & Associates S.L.U. in Barcelona, Spain. He was formerly director of the European Exascale Accelerator Project at BSC. Peter has worked in the United States at Oracle Research Labs, Toshiba America, Silicon Graphics, Sun Microsystems and IBM Research. He co-founded ArtX, design firm for Nintendo GameCube graphics chip, since acquired by ATI/AMD. He was architect of the MIPS R8000 TFP microprocessor in the Silicon Graphics Power Challenge supercomputers. Dr. Hsu received his degree from the University of Illinois, Urbana-Champaign. He was visiting scholar at EPFL University in Switzerland, and the University of Wisconsin at Madison.