





RISC-V, Enabling a Wide Open Future of HPC

John D. Davis, Ph.D.

APPLEPIES 2020

An Open HPC Ecosystem?

HPC Past

HPC Present

HPC Future

• LOCA





Mont-Blanc HPC Stack for ARM



Industrial applications



Applications



System software



Hardware















The Exascale Race – The Japanese example

Co-design from Apps to Architecture



- Architectural Parameters to be determined
 - #SIMD, SIMD length, #core, #NUMA node, O3 resources, specialized hardware
 - cache (size and bandwidth), memory technologies
 - Chip die-size, power consumption
 - Interconnect
- We have selected a set of target applications
- Performance estimation tool
 - Performance projection using Fujitsu FX100 execution profile to a set of arch. parameters.
- Co-design Methodology (at early design phase)
 - Setting set of system parameters
 - 2. Tuning target applications under the system parameters
 - 3. Evaluating execution time using prediction tools
 - 4. Identifying hardware bottlenecks and changing the set of system parameters

Target applications representatives of almost all our applications in terms of computational methods and communication patterns in order to design architectural features.

1	Target Application	
İ	Program	Brief description
1	GENESIS	MD for proteins
2	Genomon	Genome processing (Genome alignment)
	GAMERA	Earthquake simulator (FEM in unstructured & structured grid)
4	NICAM+LETK	Weather prediction system using Big data (structured grid stencil & ensemble Kalman filter)
(5)	NTChem	molecular electronic (structure calculation)
6	FFB	Large Eddy Simulation (unstructured grid)
9		an ab-initio program (density functional theory)
	Adventure	Computational Mechanics System for Large Scale Analysis and Design (unstructured grid)
(© CCS-QCD	Lattice QCD simulation (structured grid Monte Carlo)





The Exascale Race – The Japanese example



"Post-K" Arm64fx Processor is...



- an Many-Core ARM CPU···
 - 48 compute cores + 2 or 4 assistant (OS) cores
 - Brand new core design by Fujitsu
 - Near Xeon-Class Integer performance ca
 - ARM V8.2 --- 64bit ARM ecosystem





- SVE 512 bit vector extensions (IRM & Fujitsu) Loat (16, 32, 64 bytes)
 Integral (1, 2, 4, 6 bytes) loat (16, 32, 64 bytes)
 - the + ccess localitation (sector cache) similar to scratchpad
 - 2 OPI Massive Mem BW (1TByte/s, Bytes/DPF ~0.4 same as K)
 - eaming memory access, strided access, scatter/gather etc.
 - Il tra-chip barrier synch, and other memory enhancing features
 - 40GByte/s Tofu-.D interconnect + PCIe 3








HPC Today

- Europe has led the way in defining a common open HPC software ecosystem
- Linux is the de facto standard OS despite proprietary alternatives
- Software landscape from Cloud to IoT already enjoys the benefit of open source
- Open source provides:
 - A common platform, specification and interface
 - Accelerates building new functionality by leveraging existing components
 - Lowers the entry barrier for others to contribute new components
 - Crowd-sources solutions for small and larger problems
- What about Hardware and in particular, the CPU?
- Inhibits opportunities in holistic co-design
 - Facing barrier to innovation
 - Being able to have a conversation or not







Today's technology trends



Massive penetration of Open Source Software

- IoT (Arduino),
- Mobile (Android),
- Enterprise (Linux),
- HPC (Linux, OpenMP, etc.)



Moore's Law + Power = **Specialization**

- More cost effective
- More performant
- Less Power

SOFTWARE/
HARDWARE
CO-DESIGN





Today's technology trends



Massive penetration of Open Source Software

- IoT (Arduino),
- Mobile (Android),
- Enterprise (Linux),
- HPC (Linux, OpenMP, etc.)



Moore's Law + Power = **Specialization**

- More cost effective
- More performant
- Less Power




New Open Source Hardware Momentum from IoT and the Edge to HPC

- RISC-V
- OpenPOWER





RISC-V is democratizing chip-design




- More and more global IT actors are adopting RISC-V architectures to be vendor independent
 - → Google
 - → Amazon
 - → Western Digital
 - → Alibaba
- → And of course the entire IoT ecosystem for lower performance, lower energy applications.
- → Major opportunity for ICT industry also in Spain





RISC-V Worldwide Growth Projection

CAGR for RISC-V CPU cores between 2018 and 2025




President of Semico Research, Jim Feldhan, commented: "Based on the already sizeable adoption of RISC-V, we forecast that the market will consume a total of 62.4 billion RISC-V cores by 2025, signaling that RISC-V is on the fast track to mainstream adoption."



HPC Tomorrow

- Europe can lead the way to a completely open SW/HW stack for the world
- RISC-V provides the open source hardware alternative to dominating proprietary non-EU solutions
- Europe can achieve complete technology independence with these foundational building blocks
- Currently at the same early stage in HW as we were with SW when Linux was adopted many years ago
- RISC-V can unify, focus, and build a new microelectronics industry in Europe.





Open Source Beyond 2020



"Open Source has become mainstream across all software industry during the past 10 years. To a large extent, open software re-use has proven economically efficient. The level of maturity of Open Source Hardware (OSH) remains far lower than that of Open Source Software (OSS). However, business ecosystems for OSH are developing fast so that OSH could constitute a cornerstone of the future Internet of Things (IoT) and the future of computing."

- DG Connect & DG IT Workshop, Brussels, Nov. 14-15, 2019

Source: https://ec.europa.eu/digital-single-market/en/news/workshop-about-future-open-source-software-and-open-source-hardware





LOCA @ BSC



Computer Architecture





BSC full stack


SW

HW

Co-Design

Software/Hardware





HPC Applications

Specialization using HW/SW Co-Design



HPC Hardware





LOCA Goals

Mechanism to extend open source ecosystem to include

Add H/W expertise to BSC and European partners, level
 S/W expertise

- Provide proven/usable Open Source H/W
- Intersection of academia and industry
- Open European IP repository → rapid implement
- Catalyst to reinvigorate European ICT indu§
- Global collaboration and training center
- Incubator for European IP





European Collaboration & Education



Traditional chip design is done in a Master/Apprentice environment

LOCA recreates this environment by bringing in Masters from industry to collaborate with a variety of people, pushing beyond RTL

Professors, students, and industry veterans all together

Ideal sandbox for creative and innovative work

Research and Design to chip fabrication








Rebuilding the European CPU Industry

Production



Centro Nacional de Supercomputación



The Future is Wide Open!

- There is an urgent need, from mobile phones to supercomputers: more compute at lower power
- → The RISC-V ecosystem is in the nascent period where it can become the de facto open hardware platform of the future
 - → An opportunity for Europe to lead the charge to creating a full stack solution for everything, from supercomputers and HPC down to IoT devices



- Our main goal: Create European chips that meet the needs of future European and global markets across HPC, cloud, automotive, mobile to IoT
- **➡** This is the framework for the Exascale Supercomputing Initiative at BSC





A Successful EC Roadmap for the Future

- Embrace Open Source Hardware
 - Build infrastructure to support open source
 - Create an environment that links research to the ICT industry
 - Supported by DG Connect and other funding instruments
- Teach, train, and collaborate
- Leverage the Global Technology ecosystem
- Requires **SIGNIFICANT** funding for programs to build made in Europe IP
 - Many **focused** projects: Horizon Europe, Digital Europe, ...
 - Many focused teams: Collaborative IP and TRL development
 - Total and integrated vision for the future
 - Large Accelerator and CPU investment (> 1B€)





