FRAMEWORK PARTNERSHIP AGREEMENT IN EUROPEAN LOW-POWER MICROPROCESSOR TECHNOLOGIES

THIS PROJECT HAS RECEIVED FUNDING FROM THE EUROPEAN UNION'S HORIZON 2020 RESEARCH AND INNOVATION PROGRAMME UNDER GRANT AGREEMENT NO 826647







EUROPEAN PROCESSOR INITIATIVE


- High Performance General Purpose Processor for HPC
- High-performance RISC-V based accelerator
- Computing platform for edge and autonomous cars
- Will also target the AI, Big Data and other markets in order to be economically sustainable

Overall objective

Develop a complete EU designed high-end microprocessor, addressing Supercomputing and edge-HPC segments



SCALABILITY ALLOWS WIDE MARKET POTENTIAL COVERAGE





EPI: 27 PARTNERS FROM 10 EU COUNTRIES
































































EPI KEY ELEMENTS & GUIDELINES




Copyright © European Processor Initiative 2019.



- SIPEARL is
 - Incorporated in EU (France)
 - the industrial and business 'hand' of EPI
 - the Fabless company
- licence of IPs from the partners
- develop own IPs around it
- licence the missing components from the market
- Raise in equity the missing budget (~100M€).
- generate revenue from both the HPC, IA, server and eHPC markets
- integrate, market, support & sell the chip
- work on the next generations





ROADMAP & TECHNOLOGY






ROADMAP

EPI IP's Launch Pad

Pan European Research Platform for HPC and Al

ZEUS Core TITAN Acc. 5nm or better 2022-2023

Gen3 GPP Family





EPI Common Platform ARM & RISC-V External IPs

HPC System PreExascale Automotive PoC



Cronos Family - Gen2 GPP

EPI Common Platform ARM & RISC-V

HPC System Exascale Automotive CPU




<u>2022 – H2</u>

2024-...

EU Exascale Supercomputer Edge-HPC (autonomous vehicle) with CHRONOS & TITAN




E4 - PCle board (WS compatible) ATOS - BullxSequana Board with RHEA β version








GPP AND COMMON ARCHITECTURE






EPAC - RISC-V ACCELERATOR



- EPAC TITAN = EPI Accelerator
- VPU Vector Processing Unit
- STX Stencil/Tensor accelerator

Copyright © European Processor Initiative 2019.

COMMON PLATFORM VISION: WE ACCELERATE ACCELERATORS



COMMON PLATFORM HAS THE POTENTIAL TO BECOME THE STANDARD FOR SPECIALIZED DATA-PROCESSING



SOFTWARE

TECHNOLOGY



HOLISTIC APPROACH

- Build on successful existing approaches
- Node administration → ARM +Open BMC
- Operating system → Linux
- Security by design → protect data (GPRD)
- Compilers → GCC & LLVM
- Libraries (HPC / AI / Edge / Automotive)
- Development environment
- GPP & ACC → OpenMP

Partnership

is key

On EPI own budgets

EuroHPC RIA (calls 2019)

Prepare EU Exascale EuroHPC landing

Copyright © European Processor Initiative 2019.

13



EPI SOFTWARE AMBITIONS IN HPC

- Complement the already existing software to supply an entire HPC production stack
- Deployment/administrative side
 - Securing the node
 - Power managing the node
 - Booting the node
 - (Remote) controlling the node
 - Running a Linux distribution on the node
 - Managing various nodes in a large system
 - Monitoring & accounting various nodes in a large system

End-user side

- Compiling software for the General Purpose Processor
- Compiling software for the Accelerators
- Combining the use of GPP & Accelerators in a software
- Leveraging standard libraries tuned for the node
- Running the software on a node
- Running the software on multiple nodes in a system

Automotive (edge-HPC) requirements

- Security, power
- Predictable performance for autonomous driving
 - Multiple inputs, complex models

ARM WW HPC



Upcoming CPU
manufacturer,
Server manufacturer,
system at CEA, UK,
MontBlanc, EPI



CPU
manufacturer,
2 server
manufacturers,
"Astra" system at
Sandia,
upcoming system
at Stony Brook



Sandia National Laboratories














CPU & server manufacturer, upcoming "Fugaku" system

CPU & server manufacturer [geopolitical issues regarding the license]






STANDING ON THE SHOULDERS OF SUCCESSFUL EUROPEAN PROJECTS

Mont-Blanc 3
 helped create
 and stabilize
 most of the
 foundations
 of a full HPC
 software
 stack on Arm



HPC Arm Software Stack



+ Contribution to OpenHPC (from 1.2)





EPI ECOSYSTEM

(INCLUDING POTENTIAL OUTSIDE PARTNERS)



























EPI Reference Hardware





EXPANDING TO RISC-V




- The RISC-V architecture is used extensively in EPI
 - EPAC accelerator, Power Management, ...
- It is fully open and not reliant on one company for its definition
- The software ecosystem is not yet has developed as the Arm one
 - Mont-Blanc projects were instrumental in maturing the Arm ecosystem
- EPI software work includes work to bring RISC-V closer to the need of a production-ready general-purpose processor

- MPI work on RISC-V & hybrid
- OpenMP runtime on RISC-V
 - For offloading & native mode
- Compiler work
 - Including OpenMP SIMD
- Using RISC-V in the industrial world as a fullfledged, linux-capable processor and not just a microcontroller
 - Real-life use to strengthen the software

END-USER: GPP/ACC SEAMLESS USAGE




- Compiling, combining
 - Leveraging work from existing Open Source projects: GNU, LLVM
 - Choosing open standard over proprietary solutions
 - Emphasis on OpenMP in the project
 - OpenVX for automotive
 - Working with external partners
 - Arm work in LLVM & libraries for the GPP
 - EPI adding missing pieces to fully exploit the Common Platform design
 - Better vectorization in EPAC
 - OpenMP offloading
 - OpenMP SIMD for EPAC









CONCLUSION





EPI NEXT CHALLENGES

Build on existing IP and w. communities

- Risk minimized by leveraging existing work
 - Open Source, previous projects, external partners
- Future-proofed by favoring open standards & simpler programming models
- Legacy taken into account to widen the potential user-base

Close the gap between R&I and industrial products

- Have EPI "delivery and product" oriented while fulfilling its needs for Research and Innovation
 - We need to be ready for production end of 2021
- Face a WW class competition
 - We will not be used because we are "engineered" in EU but because we have the best and cost-effective solution
- Re-create a real ecosystem for deep node microelectronics:
 - Engineers
 - IP's
 - ...factories...

THANK YOU FOR YOUR ATTENTION



- www.european-processor-initiative.eu
- @EuProcessor
- in European Processor Initiative
- European Processor Initiative