FRAMEWORK PARTNERSHIP AGREEMENT IN EUROPEAN LOW-POWER MICROPROCESSOR TECHNOLOGIES

THIS PROJECT HAS RECEIVED FUNDING FROM THE EUROPEAN UNION'S HORIZON 2020 RESEARCH AND INNOVATION

PROGRAMME UNDER GRANT AGREEMENT NO 826647







EPIINTRODUCTION

ANDREA BARTOLINI (WP3 LEADER)

Copyright © European Processor Initiative 2019. EPI Tutorial/Barcelona/17-07-2019



RACE TO EXASCALE

- CPU architecture choice
 - x86 + accelerator (heterogeneous)
 - Arm/SVE (homogeneous)

Others



EPI takes 2-step approach step#I : homogeneous with Arm core+SVE step#2 : heterogeneous with additional EPI accelerators

53RD EDITION OF THE TOP500 LIST (JUNE 2019)

Top#1 today:

- 0.2 10¹⁸ Flop/s Peak
- It is 1/5 of Exascale level of performance
- Users:

#1-#2: US

- #3-#4: China
- Processor design & technology:

Chip	Design	Manuf.
IBM POWER9		
NVIDIA Volta GV100		*
Sunway SW26010	*)	*)
Intel Xeon E5		

Rank	Site	System
1	DOE/SC/Oak Ridge National Laboratory United States	Summit - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband IBM
2	DOE/NNSA/LLNL United States	Sierra - IBM Power System S922LC, IBM POWER9 22C 3.1GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband IBM / NVIDIA / Mellanox
3	National Supercomputing Center in Wuxi China	Sunway TaihuLight - Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway NRCPC
4	National Super Computer Center in Guangzhou China	Tianhe-2A - TH-IVB-FEP Cluster, Intel Xeon E5-2692v2 12C 2.2GHz, TH Express-2, Matrix-2000 NUDT

European Processor Initiative

The List.

TOP



53RD EDITION OF THE TOP500 LIST (JUNE 2019)

Top#1 today:

- 0.2 10¹⁸ Flop/s Peak
- It is 1/5 of Exascale level of performance
- Users:

#1-#2: US

- #3-#4: China
- Processor design & technology:

Chip	Design	Manuf.
IBM POWER9		
NVIDIA Volta GV100		*
Sunway SW26010	*)	*3
Intel Xeon E5		





WHY EUROPE NEEDS ITS OWN PROCESSORS

- Processors now control almost every aspect of our lives
- Security (back doors etc.)
- Possible future restrictions on exports to EU due to increasing protectionism
- A competitive EU supply chain for HPC technologies will create jobs and growth in Europe
- Sovereignty (data, economical, embargo)



https://www.eteknix.com/insa-may-backdoors-built-intel-and-processors/ https://www.eteknix.com/insa-may-backdoors-built-intel-and-processors/ https://www.eteknix.com/insa-may-backdoors-built-intel-aus-gdp-dato-privacy-security https://www.defensenews.com/global/europe/2018/08/01/a-jet-sale-to-egyptis-being-blocked-by-a-us-

EUROPEAN PROCESSOR INITIATIVE



- High Performance General Purpose Processor for HPC
- High-performance RISC-V based accelerator
- Computing platform for edge and autonomous cars
- Will also target the AI, Big Data and other markets in order to be economically sustainable

Overall objective

Develop a complete EU designed high-end microprocessor, protecting our continent from embargos and external data control



SCALABILITY ALLOWS WIDE MARKET POTENTIAL COVERAGE



epi

EPI TODAY

- Official kick off on Dec-2018
- Our Story is known on a WW basis with keynotes and requests from all EU countries, USA, Japan, Singapore and China
- Further Market analysis and business exploration have confirmed 2 compelling interests on top of the high-End processor for HPC and automotive markets
 - EPI End2End Security
 - EPI Common Platform for AI, Crypto and Quantum startups acceleration



EPI: 27 PARTNERS FROM 10 EU COUNTRIES





EPI KEY ELEMENTS





FROM IPRTOPRODUCTSFROM EPITOSIPEARL

- SIPEARL is
 - Incorporated in EU (France)
 - the industrial and business 'hand' of EPI
 - the Fabless company
- licence of IPs from the partners
- develop own IPs around it
- licence the missing components from the market
- Raise in equity the missing budget (~100M€)
- generate revenue from both the HPC, IA, server and eHPC markets
- integrate, market, support & sell the chip
- work on the next generations





EPI & SIPEARL ARE THE EUROHPC INDUSTRIAL CORNERSTONE



April 2016



- « foster an HPC ecosystem capable of developing new European technology such as low power HPC chips »
- « ...acquisition of two co-design prototype exascale supercomputers in 2020, at least one based on European technology, which will rank in the Top3 of the world »

ROADMAP & TECHNOLOGY







GPP AND COMMON ARCHITECTURE





EPAC – RISC-V ACCELERATOR





- EPAC TITAN = EPI Accelerator
- VPU Vector Processing Unit (plan of record)
- STX Stencil/Tensor accelerator (PoR)

COMMON PLATFORM VISION: WE ACCELERATE ACCELERATORS



COMMON PLATFORM HAS THE POTENTIAL TO BE COME THE EUROPEAN I/O STANDARD DATA-PROCESSING





TECHNOLOGY



HOLISTIC APPROACH





EPI SOFTWARE AMBITIONS IN HPC

- Complement the already existing software to supply an entire HPC production stack
- Deployment/administrative side
 - Securing the node
 - Power managing the node
 - Booting the node
 - (Remote) controlling the node
 - Running a Linux distribution on the node
 - Managing various nodes in a large system
 - Monitoring & accounting various nodes in a large system

- End-user side
 - Compiling software for the General Purpose Processor
 - Compiling software for the Accelerators
 - Combining the use of GPP & Accelerators in a software
 - Leveraging standard libraries tuned for the node
 - Running the software on a node
 - Running the software on multiple nodes in a system
- Automotive (edge-HPC) requirements
 - Security, power
 - Predictable performance for autonomous driving
 - Multiple inputs, complex models





STANDING ON THE SHOULDERS OF SUCCESSFUL EUROPEAN PROJECTS

Mont-Blanc 3 helped create and stabilize most of the foundations of a full HPC software stack on Arm

HPC Arm Software Stack



+ Contribution to OpenHPC (from 1.2)





EPI ECOSYSTEM (INCLUDING POTENTIAL OUTSIDE PARTNERS)



Copyright © European Processor Initiative 2019.

EPI partners, external partners & OpenSource contributors



EXPANDING TO RISC-V

- The RISC-V architecture is used extensively in EPI
 - EPAC accelerator, Power Management, ...
- It is fully open and not reliant on one company for its definition
- The software ecosystem is not yet has developed as the Arm one
 - Mont-Blanc projects were instrumental in maturing the Arm ecosystem
- EPI software work includes work to bring RISC-V closer to the need of a production-ready general-purpose processor



- MPI work on RISC-V & hybrid (WP4)
- OpenMP runtime on RISC-V (WP14, WP7)
 - For offloading & native mode
- Compiler work (WP7, WP14)
 - Including OpenMP SIMD
- Using RISC-V in the industrial world as a fullfledged, linux-capable processor and not just a microcontroller
 - Real-life use to strengthen the software



END-USER **Open Standard:** Compiling, combining OpenMP offloading Leveraging work from existing Open Source projects: KNU, LLVM GPP work for (int i = 0; i < n; i++) from Open Choosing open standard over proprietary solutions work done on gpp(i); Source, Emphasis on OpenMP in the project #pragma omp target external work done on epac(i); OpenVX for automotive in WP20 partners, WP4,.... Working with external partners Arm work in LLVM & libraries for the GPP EPI adding missing pieces to fully exploit the Common Platform des GPP Better vectorization in EPAC (WP14) OpenMP offloading (WP4, WP7, WP14, WP20) NoC Accelerator OpenMP SIMD (WP14 for R5) **EPAC** RISC-V° work from **Open Source**, WP4, WP7, WP13,...

END-USER



- Leveraging, running
 - Tuned libraries to support end-user optimized FFTs, Linear Algebra, etc. on GPP & EPAC (WP4, WP14)
 - Tuned runtimes for the compiler & the OpenMP support, kernel support (WP4, WP7, WP14)
 - Multi-node support by expanding OpenMPI support for homogeneous & heterogeneous computations (WP4, WP14)
 - Enable PGAS programming model via Global Address Space Programming Interface (GASPI, WP14)

- And also third-party work enabled for EPI, building on the Mont-Blanc work
 - Arm HPC compiler
 - Arm Performance Libraries
 - UVSQ Maqao
 - OpenHPC initiative
 - •

SOFTWARE COMPONENTS



- Full boot code for the processor
 - Fully secure boot, power management, UEFI
- Linux kernel support
 - Linux on GPP
 - Linux on generalist accelerator
 - Drivers for built-in hardware
- Compilers for GPP
 - LLVM and GCC
- Compilers for Accelerators
 - LLVM and/or GCC (accelerator-dependent)
 - eFPGA, MPPA-specific toolchains

- Compilers for offload (GPP + accelerator)
 - LLVM and/or GCC (accelerator-dependent)
 - Integrated in the GPP compilers
- Runtimes & drivers for the supported native and offloaded mode
 - OpenMP target
- Libraries for the supported native and offloaded mode
 - MPI GPP, MPI accelerator
 - Numerical libraries GPP, numerical libraries accelerator
- Automotive-specific components
- And OpenSource software components

CONCLUSION





EPI NEXT CHALLENGES

Build on existing IP and w. communities

- Risk minimized by leveraging existing work
 - Open Source, previous projects, external partners
- Future-proofed by favoring open standards & simpler programming models
- Legacy taken into account to widen the potential user-base

Close the gap between R&I and industrial products

- Have EPI "delivery and product" oriented while fulfilling its needs for Research and Innovation
 - We need to be ready for production end of 2021
- Face a WW class competition
 - We will not be used because we are "engineered" in EU but because we have the best and cost effective solution
- Re-create a real ecosystem for deep node microelectronics:
 - Engineers
 - IP's
 - ...factories...

WE NEED YOU!



- EPI needs your help
- EPI will be successful through collaborations
- EPI will be successful through partnership
- EPI needs your expertise
- Key areas of collaboration / partnership
 - Development tools
 - Libraries
 - Applications

- DG-CNECT & EUROHPC want to see more collaboration between EPI and RIA calls
- Contact us!









European Processor Initiative