

EUROPEAN PROCESSOR INITIATIVE

YINGCHIH.YANG@EUROPEAN-PROCESSOR-INITIATIVE.EU

YING-CHIH.YANG@ATOS.NET



THIS PROJECT HAS RECEIVED FUNDING FROM THE EUROPEAN UNION'S HORIZON 2020 RESEARCH AND INNOVATION

PROGRAMME UNDER GRANT AGREEMENT NO 826647

THE EPI PROCESSOR AND ITS ROBUSTNESS REQUIREMENTS

YING-CHIH YANG AT FEDFRO'2019

EPI LEAD ARCHITECT

EPI STREAM 2 LEADER





EPI - EUROPE'S AMBITION

- Design a roadmap of future European low power processors targeting
 - Extreme scale computing,
 - High performance big data,
 - Emerging applications
- FPA answering EU Horizon 2020 (FP8) ICT-42-2017 call

* FPA : Framework Partnership Agreement
* FP8 : Framework Programmes 8 for 2014-2020, succeeding FP7 (2007-2013)





018

EPI - MISSION

- <u>European Independence</u> in High Performance Computing Processor Technologies
 - Goal: EU ExaScale machines based on EU processor by 2023
 - Pre-ExaScale level pilot in 2021 with Gen1 processor


AND

- Based on a solid, long-term economic model
 - Go beyond the HPC market (not large enough)
 - Address the needs of European Industry → Car manufacturing market




EPI PARTNERS





© Copyright European Processor Initiative, 2019; FEDFRO'2019 at Rhodes, Greece





EPI KPIS

Energy Efficiency
 * Pre-ExaScale level with general-purpose CPU core in the first EPI GPP chip
 * Develop acceleration technologies for better DP GFLOPS/Watt performance
 * Inclusion of MPPA for real-time application acceleration
 * Develop a Common Platform to enable EPI accelerations

Easy to use


* Adopt Arm general-purpose CPU core with SVE / vector acceleration in the first EPI chip * Supply sufficient Memory Bandwidth (Byte/FLOP) to support the GPP application * in SGA1, focus on programming models to include accelerations.

Reliability

* (to-be-engineered)




CHALLENGES FOR ADVANCED COMPUTING




© Copyright European Processor Initiative, 2019; FEDFRO'2019 at Rhodes, Greece

TECHNOLOGY SCALING TRENDS



Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic,

10




Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic,

European Processor Initiative

11


epi



© Copyright European Processor Initiative, 2019; FEDFRO'2019 at Rhodes, Greece

Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic,

12



© Copyright European Processor Initiative, 2019; FEDFRO'2019 at Rhodes, Greece

Source from Kunle Olukotun, Lance Hammond, Herb Sutter, Burton Smith, Chris Batten, and Krste Asanovic


13

epi

RACE TO EXASCALE

- CPU architecture choice
 - x86 + accelerator (heterogeneous)
 - Arm/SVE (homogeneous)

Others



EPI takes 2-step approach step#I : homogeneous with Arm core+SVE step#2 : heterogeneous with additional EPI accelerators




EPI OBJECTIVES

- Architect of the <u>common platform</u> to accommodate the developed technologies
 - CoDesign Methodology, Platform for hardware and software, Power management, Modeling and Simulation
- Build a <u>GPP processor chip</u> ready for PreExascale level machines (RheaR1)
- Develop <u>Accelerator technologies for HPC</u> workload (EPAC)
- Implementation of a <u>Real-time acceleration</u> PoC based on the first EPI GPP Processor (MPPA)
- Interfacing with the <u>Automotive MCU</u>
- Development efficient <u>power conversion</u> technologies
- Software activities based on the platform built
- PoC systems (test-chip; ref. board, HPC blades, PCIe card and automotive PoC)
- Related research around the EPI project scopes




EPI COMMON PLATFORM



ACCELERATOR #1: EPAC EPI ACCELERATOR BASED ON RISC-V






- EPAC EPI Accelerator
- VPU Vector Processing Unit
- STX Stencil/Tensor accelerator
- VRP VaRiable Precision co-processor



EPI STREAMS Codesign, Architecture, System software and key SI - Common Stream technologies for the Common Platform Design and implement of the processor S2 - GPP Processor chip(s) and PoC system Foster acceleration technologies and S3 - Acceleration create building blocks Address automotive market needs and S4 - Automotive create a pilot eHPC system **S5** - Administration Manage and support activities



EPI CO-DESIGN




EPI MODELING


Virtual prototyping framework



- Large and flexible IP portfolio
 - Supports models from native library & ext. providers (QEMU, ARM Fast Models)
- SystemC / TLM 2.0 simulations
 - Co-simulation & co-emulation for RTL valid.
 - Co-simulation with 3rd-party tools (FMI standard)
- Designed to run full software stacks
 - Firmware, bootloader, hypervisor, OS kernel, user applications
 - Develop, debug, profile using std. tools









EPI PROCESSOR AND ITS ROBUSTNESS CHALLENGES

 $\ensuremath{\mathbb{C}}$ Copyright European Processor Initiative, 2019; FEDFRO'2019 at Rhodes, Greece




ROBUSTNESS CHALLENGES IN EPI

- Robustness / reliability requirement of HPC processor chips
- Robustness to automotive environment
- Challenges



ROBUSTNESS IN HPC SYSTEM

- Controlled Physical Environment but with Large-scale scaling
- Applications sharing nodes and resources
- Target
 - Reliability of the system (MTTI)
 - MTBF / MTTF of components
 - Fault tolerant techniques
 - Secured computing
 - Segregation of the applications



ROBUSTNESS IN AUTOMOTIVE

Background

- Tough Environmental and Electrical requirement
 - No longer controlled / hostile environment : Temperature/Thermal cycle and Vibration ...
 - Owned and maintained by the user
 - Mission profiles : Lifetime/Operatinghour/Mileage
- Long product design cycle
- ADAS and infotainment needs


Target

- Zero-defect / No-defect programs
- From Fail-safe to Fail-operational
- Energy efficient computing
- Modular computing
- Secured computing

European Processor Initiative



AUTOMOTIVE EHPC PLATFORM - EPI



© Copyright European Processor Initiative, 2019; FEDFRO'2019 at Rhodes, Greece

* eHPC – embedded HighPerformanceComputing 26



ROBUSTNESS CHALLENGES TO EPI

Challenges

- Highly integrated chip in adv. Silicon Process
 Manufacturing Defect and Variation
- Energy efficiency
 => Supply Voltage Reduction
 => Efficient Power Delivery
- Product lifetime and mission profile
 => Aging in advanced Silicon Process
- Application required Safety and Security


Need solutions for

- How to design and verify
- How to implement
- How to signoff
- How to manufacture
- How to do qualification
- How to test / repair
- How to use it during runtime / software and system



REDUCTION OF THE SUPPLY VOLTAGE

- Scaling in voltage for better energy efficiency
- Today's PD solutions
 - Power gating or On-chip/On-die regulation
 - Low loss conversion
- Challenges
 - Less headroom for the gating / regulation
 - Extra loss in the gating devices
 - Less margin to the noise
- Evaluating solutions now



Existing solution in the market



DESIGN - EPI

For ext. IPs

- Source IPs with RAS features
 - Tolerant of error(s)
 - Capable of retry

For newly designed functions

- Memory with redundancy
- Memory with low-voltage capability
- Parity / ECC on memory or datapaths
- Other fault-detect and Fault-tolerant techniques

epi European Processor Initiative

IMPLEMENTATION - EPI

Challenges


- Std. cell Library characterized at new operating points
- IR drop / power distribution and power grid planning
- Clock distribution and clock/power domain partition

Luckily..

- Vendors are working on solutions to cover them..
 - fast turnaround time
 - integrated tools



SIGNOFF




- More corners and conditions
- OCV-aware / OCV-smart
- Non-Gaussian distributed delay at near-threshold
- Wire delay variation
- Aging
- New DFM issues
- Faster and smarter tool
- LVF (Liberty Variance Format) and LVF with moments models non-Gaussian distributions

© Copyright European Processor Initiative, 2019; FEDFRO'2019 at Rhodes, Greece

MANUFACTURING

- Silicon Process, Assembly and the Supply chain
- 2.5D or 3D-IC integration
 - Near memory and more compact systems
 - Integration of new power delivery scheme / devices
- Challenge to vibration and hostile environments



European Processor Initiative

e0



QUALIFICATIONS, TEST AND REPAIRING

Today

- JEDEC wafer qualification and package qualifications
 - HAST/HTOL, TC, ..
- Vendor-specific qualifications (for automotive or other operating conditions)
- Automotive grade screening

In addition

- Testability for the amount of devices
- Repairing/replacement for yield improvement



SOFTWARE AND SYSTEM

Today

- Check point
- Fault-tolerant libraries
- Power management with defined Power policies
- PVT monitoring and thermal-throttling


Need solution

- Smart use of the energy
- Aging prediction, monitoring
- Possible Wear-leveling



SECURITY IN EPI PROCESSOR

- Root of trust
- Security domains
- Security services
- Advanced cryptographic functions
- Various monitors for fault-injection, physical intrusion and other conditions





SUMMARY

- EPI is
 - Developing a <u>Common Platform</u> to integrate heterogeneous technologies
 - Developing acceleration technologies for HPC workload
 - Developing automotive compatible acceleration technologies
 - Developing a low-power GPP processor chip targeting HPC application and automotive industry
- Where one of the main challenges is robustness/reliability
 - Integration and Reduction of supply voltage in adv. Silicon Process
 - Security
- Robust engineering is one of key pillar in EPI and future industries

WE ACCELERATE ACCELERATORS !!!!



SIPEARL SAS 78600 Maisons-Laffitte France

Contact Philippe NOTTON philippe.notton@sipearl.com +33180835490

RCS Versailles Siren 851 434 365

R&D in Paris / Grenoble / Sophia Antipolis



EPI TUTORIAL IN BARCELONA

- 17 July 2019 at Barcelona
- Co-located with

ACM Europe Summer School HPC Computer Architectures for AI and Dedicated Applications Start:End:17071707@ 02:00@ 05:00Place: Barcelona, Spain+ Google Calendar+ ICAL export

https://www.european-processor-initiative.eu/event/epi-tutorial-in-barcelona/



